Problem 1 pdf file showing solution Problem 2 verilog files counter mux adder register toplevel toplevel testbench file simulation Problem 3 verilog file testbench file simulation1 simulation2 simulation3 Problem 4 pdf file showing solution