1: Thu Sep 04 1

• Introduction & Course Overview
  • Read Ch 1 (esp. 1.1-1.3, 1.11)
  • Read A.2, A.3 (decoder/multiplexor) ; 2.4; 3.1-3.2
  • Practice A.11; 2.6
• HW1 review (due Mon Sep 08)
• Note: HWs are always due at class time.

---

2: Fri Sep 05 1

• Intro to RISC-V assembly
  • RISC-V green sheet
  • Read 2.1-2.3
  • Practice 2.1-2.4; 2.7-2.8
• RISC-V R Types
  • Arithmetic operations
  • Logical operations
  • Read 2.6
  • Practice 2.17-18,20
• HW2 compiling c into assembly (due Tue Sep 09)

---

3: Mon Sep 08 1

• RISC-V I-types, immediates, lw and sw
  • Read 2.10 (Important reading)
• HW3 assembling instructions (due Thu Sep 11)
• Due: * HW1

---

4: Tue Sep 09 1

• Practical1 Assembler I (due Mon Sep 15)
• Due: * HW2

---

---

5: Thu Sep 11 2

• RISC-V Branches and Jumps
  • Read 2.7
  • Practice 2.21-22; 2.24; 2.27-28
• HW4 loops (due Mon Sep 15)
• Due: * HW3

---

6: Fri Sep 12 2

• Pseudoinstructions
  • Read 2.12 "Assembler" section
• HW5 pseudoinstructions (due Tue Sep 16)

---

7: Mon Sep 15 2

• Practical2 Assembler II (due Mon Sep 22)
• Due: * Practical1
• Due: * HW4

---

8: Tue Sep 16 2

• Addressing modes
  • Read 2.10 (Important reading)
  • Practice 2.12; 2.22
  • Immediate Translation Handout
• HW6 addressing modes (due Fri Sep 19)
• Due: * HW5

---

---

9: Thu Sep 18 3

• Procedures
  • Read 2.8; (this is an important reading)
  • Practice 2.29-31; 2.33
• HW7 procedure calling (due Tue Sep 23)

---

10: Fri Sep 19 3

• Quiz 1
  • See Sample Quiz 1 and (Sample Quiz 1 Solution)
• Due: * HW6

---

11: Mon Sep 22 3

• More procedures
  • Read 2.13
• HW8 procedures and loops (due Thu Sep 25)
• Due: * Practical2

---

12: Tue Sep 23 3

• Practical3 RISC-V Programming (due Tue Sep 30)
• Due: * HW7

---

---

13: Thu Sep 25 4

• Building Single-Cycle datapath (R-types)
  • Read 4.1-3
  • Practice 4.1-4
• HW9 write verilog code (due Mon Sep 29)
• Due: * HW8

---

14: Fri Sep 26 4

• Verilog Survival Guide Videos
  • If you want more, here are old videos (warning, uses Quartus): Video 1 Video 2
• HW10 write relprime (due Fri Oct 03)

---

15: Mon Sep 29 4

• Quiz 2
  • See Sample Quiz 2 and (Sample Quiz 2 Solution)
• Due: * HW9

---

16: Tue Sep 30 4

• Practical4 Building and Testing Hardware (due Tue Oct 07)
• Due: * Practical3

---

---

17: Thu Oct 02 5

• More Single-Cycle datapath (I-types)
  • Read Single-cycle RTL

---

18: Fri Oct 03 5

• Even more Single-Cycle datapath (Branch and Jumps)
• Due: * HW10

---

19: Mon Oct 06 5

• Single-Cycle Control
  • Read 4.4
  • Practice 4.4-5
• HW12 single cycle control (due Mon Oct 13)

---

20: Tue Oct 07 5

• Practical5 Single-Cycle Processor I (due Thu Oct 16)
• HW11 adding new single cycle instruction (due Tue Oct 14)
• Due: * Practical4

---

---

Break

---

---

21: Mon Oct 13 6

• Other architectures
  • Read 2.16-19
• HW13 various architectures (due Mon Oct 20)
• Due: * HW12

---

22: Tue Oct 14 6

• Input/Output
  • Read 2.9
  • Practice 2.38
• Performance
  • Read 1.4-1.9
  • Practice Examples; 1.5–7; 2.39-40
• HW14 performance (due Tue Oct 21)
• Due: * HW11

---