CSSE232 : Computer Architecture I
1: Mon Sep 07 1
- Introduction & Course Overview
- Read Ch 1 (esp. 1.1-1.3, 1.11)
- Read A.2, A.3 (decoder/multiplexor) ; 2.4; 3.1-3.2
- Practice A.11; 2.6
- HW1 review (due Thu Sep 10)
- Note: HWs are always due at class time.
2: Tue Sep 08 1
- Intro to RISC-V assembly
- RISC-V green sheet
- Read 2.1-2.3
- Practice 2.1-2.4; 2.7-2.8
- RISC-V R Types
- Arithmetic operations
- Logical operations
- Read 2.6
- Practice 2.17-18,20
- HW2 compiling c into assembly (due Fri Sep 11)
3: Thu Sep 10 1
- RISC-V I-types, immediates, lw and sw
- Read 2.10 (Important reading)
- HW3 assembling instructions (due Mon Sep 14)
- Due: * HW1
4: Fri Sep 11 1
- Practical1 Assembler I (due Tue Sep 15)
- Due: * HW2
5: Mon Sep 14 2
- RISC-V Branches and Jumps
- Read 2.7
- Practice 2.21-22; 2.24; 2.27-28
- HW4 loops (due Thu Sep 17)
- Due: * HW3
6: Tue Sep 15 2
- Pseudoinstructions
- Read 2.12 "Assembler" section
- HW5 pseudoinstructions (due Fri Sep 18)
- Due: * Practical1
7: Thu Sep 17 2
- Addressing modes
- Read 2.10 (Important reading)
- Practice 2.12; 2.22
- Immediate Translation Handout
- HW6 addressing modes (due Fri Sep 18)
- Due: * HW4
8: Fri Sep 18 2
- Practical2 Assembler II (due Tue Sep 22)
- Due: * HW5
- Due: * HW6
9: Mon Sep 21 3
- Procedures
- Read 2.8; (this is an important reading)
- Practice 2.29-31; 2.33
- HW7 procedure calling (due Thu Sep 24)
10: Tue Sep 22 3
- More procedures
- Read 2.13
- HW8 procedures and loops (due Fri Sep 25)
- Due: * Practical2
11: Thu Sep 24 3
- Practical3 RISC-V Programming (due Mon Sep 28)
- Due: * HW7
12: Fri Sep 25 3
- Quiz 1
- See Sample Quiz 1 and (Sample Quiz 1 Solution)
- Due: * HW8
13: Mon Sep 28 4
- Verilog Survival Guide
- Check Moodle -> Videos -> Verilog Surivial Videos
- If you want more, there are old videos Old Verilog Surivial I and II (warning, uses Quartus)
- HW9 write verilog code (due Thu Oct 01)
- Due: * Practical3
14: Tue Sep 29 4
- Building Single-Cycle datapath (R-types)
- Read 4.1-3
- Practice 4.1-4
- HW10 write relprime (due Fri Oct 02)
15: Thu Oct 01 4
- Practical4 Building and Testing Hardware (due Mon Oct 05)
- Due: * HW9
16: Fri Oct 02 4
- Quiz 2
- See Sample Quiz 2 and (Sample Quiz 2 Solution)
- Due: * HW10
17: Mon Oct 05 5
- More Single-Cycle datapath (I-types and memory)
- Read Single-cycle RTL
- CATME single-cycle team forming survey (due Tue Oct 06)
- Due: * Practical4
18: Tue Oct 06 5
- Practical5 Single-Cycle Processor I (due Tue Oct 13)
- Due: * CATME single-cycle team forming survey
Break
19: Mon Oct 12 5
- Even more Single-Cycle datapath (Branch and Jumps)
- HW11 adding new single cycle instruction (due Thu Oct 15)
- Single-Cycle Control
- Read 4.4
- Practice 4.4-5
- HW12 single cycle control (due Tue Oct 13)
20: Tue Oct 13 5
- Input/Output
- Read 2.9
- Practice 2.38
- Performance
- Read 1.4-1.9
- Practice Examples; 1.5–7; 2.39-40
- HW14 performance (due Fri Oct 16)
- Due: * Practical5
- Due: * HW12
21: Thu Oct 15 6
- Practical6 Single-Cycle Processor II (due Mon Oct 19)
- CATME single cycle team eval (due Mon Oct 19)
- Due: * HW11
22: Fri Oct 16 6
- Quiz 3
- Study HW11
- See Example Quiz 3 (Example Quiz 3 solution)
- Due: * HW14
23: Mon Oct 19 6
- Pipelined datapath
- Read 4.6-4.7
- Practice 4.19-20
- CATME pipeline team forming survey (due Tue Oct 20)
- Due: * Practical6
- Due: * CATME single cycle team eval
24: Tue Oct 20 6
- Pipelined control
- Due: * CATME pipeline team forming survey
25: Thu Oct 22 7
- More Pipelined datapath and control
26: Fri Oct 23 7
- Practical7 Pipelined Processor I (due Tue Oct 27)
27: Mon Oct 26 7
- Data and control hazards
- Read 4.8-4.9
- Practice 4.22; 4.26
28: Tue Oct 27 7
- More Pipeline Hazards
- Read 4.8-4.9
- HW15 pipeline diagrams and efficiency (due Fri Oct 30)
- Due: * Practical7
29: Thu Oct 29 8
- Quiz 4
- Study HW11 and HW12
- See Example Quiz 4 (Example Quiz 4 solution)
30: Fri Oct 30 8
- Practical8 Pipelined Processor II (due Tue Nov 03)
- Due: * HW15
31: Mon Nov 02 8
- Adding Pipelined Instructions
- HW16 add inst to pipeline (due Thu Nov 05)
32: Tue Nov 03 8
- Faster Branching with a Pipelined Processor
- Due: * Practical8
33: Thu Nov 05 9
- Adding more pipelined instructions
- Due: * HW16
34: Fri Nov 06 9
- Practical9 Pipelined Processor III (due Tue Nov 10)
35: Mon Nov 09 9
- Pipelined Performance
- Other Architectures
36: Tue Nov 10 9
- Practical 10: Pipeline Design Presentation (The presentation happens during Finals Week.)
- CATME pipeline team eval (due Fri Nov 13)
- Due: * Practical9
37: Thu Nov 12 10
- Wrap up (attendance required)
38: Fri Nov 13 10
- Quiz 5
- Study HW15 and HW16
- See Example Quiz 5 (Example Quiz 5 solution)
- Due: * CATME pipeline team eval