Problem 1
pdf file showing solution
Problem 2
block diagram
verilog file
testbench file
simulation
Problem 3
block diagram
verilog file
testbench file
simulation
Problem 4
pdf file showing solution
Problem 5
block diagram
verilog file
testbench file
simulation
Problem 6
block diagram
verilog file
testbench file
simulation