

## Homework 2

Please complete Problem 1, 2, 3, and 4 and turn these problems in at the beginning of class on Monday, Sept 22.

The solutions to all questions will be posted after class on Monday so that you will have the solutions to study for the exam. I suggest you try to work Problem 5 and 6 BEFORE looking at the solutions.

**For problems 2, 3, 5, and 6,** please perform each of the following steps:

- (a) Draw a symbol of the device showing all inputs and outputs.
- (b) Develop a synthesizable verilog description.
- (c) Develop a testbench to test the operation of the device
- (d) Verify that your circuit meets specifications.

Please turn in all verilog code and a hardcopy of your simulation results. You can demonstrate proper operation by either a printout of the "monitor" output (the table printed once the simulation has been run) or by a printout of the waveforms (The results of some problems are easier to see one way and the results of other problems are easier to see another). Be sure to annotate your simulation results telling me how your results prove that you have met all specifications.

### Problem 1:

Provide a schematic of the circuit that the following Verilog description should produce. Once you have produced the schematic, answer the following questions.

- a) Could any lines of code be removed without changing the functionality?  
Explain your answer
- b) Under what conditions of A and B is the output  $0000_2$ ?

```

/*
 * Module comb:
 * performs combinational logic...
 * what DOES it do?
 */
module comb( A, B, O );


    // inputs
    input [3:0] A, B;

    // outputs
    output [3:0] O;

    // identifiers
    wire c1, cg, ce;
    reg [1:0] e;
    reg [3:0] O;

    /* Functionality */
    assign c1 = (A < B);
    assign ce = (A == B);

```



```

assign cg = (A > B);

always @(cg or ce or cl)
case( {1'b0,cg,ce,cl} )
  4'b0001: e <= 2'b00;
  4'b0010: e <= 2'b01;
  4'b0100: e <= 2'b10;
  ① 4'b1000: e <= 2'b11;
  ② default: e <= 2'b00;
endcase

always @(e or A or B)
if( e == 2'b00 )
  0 <= B;
else if( e == 2'b01 )
  0 <= ~A;
else if( e == 2'b10 )
  0 <= A;
③ else
  0 <= 4'b0000;

endmodule

```

(A) Redundant lines of code have been circled.

Explanation:

① The input bus is  $\{0, cg, ce, cl\}$ ; this will never have the value  $4'b1000$ .

② One of  $cg, ce,$  and  $cl$  MUST be active due to the compare statements. So, no default is needed.

③  $e$  will only be  $00, 01,$  or  $10$ .

(B) Because  $e$  will always be  $00, 01,$  or  $10$ , the output must be  $A, B,$  or  $\sim A$ . If  $A$  (or  $B$ ) is  $\leq B$  (or  $A$ ), then  $B$  ( $A$ ) will be output.  $\therefore 0$  is output only when  $A == B == 4'b1111 \rightarrow \sim A == 0 == 0000$ .

**Problem 2:**

Design a 5-to-32 binary decoder. Outputs are active high. Thus, only one output is high, determined by the binary input, and all others are low. The decoder also has an active low enable. If the enable is low, all outputs are low. If the enable is high, the decoder operates as described.

**Problem 3:**

Design a 4-bit arithmetic block that performs the following functions. You may only use muxes, NOR gates, and 4 full adders. Assume all inputs are 4-bit binary numbers in 2's complement form. (Hint: This problem should sound very familiar! Be sure to think about the hardware before implementing this design to ensure an efficient design.)

S1	S0	Function
0	0	A+B
0	1	A-B
1	0	A+1
1	1	A-1

**\* NOTE:**

in 1, the comparator is implemented with 3 compare statements. This may lead to unsynthesizable results (e.g., implementing 3 separate compare blocks). A BETTER SOLUTION is:

```

assign C = {1'b0, A} + ~{1'b0, B} + 1;
assign ce = ~(C[4] | C[3] | C[2] | C[1] | C[0]);
etc.

```