`timescale 1ns/1ns
`include "../../count4.v"
`include "C:/Xilinx/verilog/src/iSE/unisim_comp.v"