

ECE 333

Hw Set # 1

Solutions

- Given:
- Convert  $23.625_{10}$  to binary
  - Convert  $110111001.110101_2$  to decimal
  - Convert  $\text{DEADBEEF}_{16}$  to binary
  - Perform addition + subtraction. Are results correct?

$$\begin{array}{r} 6 \quad 0110 \\ + -3 \quad 1101 \\ \hline \end{array} \quad \begin{array}{r} -8 \quad 1000 \\ + -8 \quad 1000 \\ \hline \end{array} \quad \begin{array}{r} +3 \quad 0011 \\ - -4 \quad 1100 \\ \hline \end{array} \quad \begin{array}{r} -3 \quad 1101 \\ - -4 \quad 1100 \\ \hline \end{array}$$

Solution:  $23.625$

$$\begin{aligned} A. \quad 23/2 &= 11 \text{ r } 1 & \downarrow \\ 11/2 &= 5 \text{ r } 1 \\ 5/2 &= 4 \text{ r } 1 \\ 4/2 &= 2 \text{ r } 0 \\ 2/2 &= 1 \end{aligned}$$

$$\boxed{10111.101_2}$$

$$\begin{aligned} .625 - \cancel{\cdot 1}(1) &= .125 \\ .125 - \cancel{\cdot 4}(0) &= .125 \\ .125 - \cancel{\cdot 8}(1) &= 0 \end{aligned}$$

B.  $110111001.110101_2$

$$\begin{aligned} 1 \cdot 1 + 0 \cdot 2 + 0 \cdot 4 + 1 \cdot 8 + 1 \cdot 16 + 1 \cdot 32 + 0 \cdot 64 + 1 \cdot 128 + 1 \cdot 256 \\ = 441 \end{aligned}$$

$$1 \cdot \frac{1}{2} + 1 \cdot \frac{1}{4} + 0 \cdot \frac{1}{8} + 1 \cdot \frac{1}{16} + 0 \cdot \frac{1}{32} + 1 \cdot \frac{1}{64} = .828125$$

$$\boxed{441.828125_{10}}$$

# Problem 1.1 cont'd      solutions

## C. DEAD BEEF<sub>16</sub>

1101	1110	1010	1101	1011	1110	1110	1111	$\underline{z}$
D	E	A	D	B	F	E	F	

D.

$$\begin{array}{r}
 6 \\
 + -8 \\
 \hline
 110011
 \end{array}$$

c.o.  
 $\swarrow$

carry-out is same  
as carry-in to last bit  
Correct

carry-in

$$\begin{array}{r}
 1 \\
 -8 \\
 + -8 \\
 \hline
 110000
 \end{array}$$

carry-out is 1, carry-in  
to last bit is 0, overflow  
(-16 cannot be shown with  
4-bits). incorrect

2's comp.

$$\begin{array}{r}
 3 \\
 -4 \\
 \hline
 1100 \rightarrow 0011
 \end{array}$$

$$\begin{array}{r}
 0011 \\
 + 0100 \\
 \hline
 010111
 \end{array}$$

carry-out is 0, same  
as carry-in to last  
bit

Correct




$$\begin{array}{r}
 1 \\
 -3 \\
 -4 \\
 \hline
 1101 \rightarrow 1101
 \end{array}$$

$$\begin{array}{r}
 1101 \\
 + 0100 \\
 \hline
 11001
 \end{array}$$


carry-out is 1,  
same as carry-in  
correct

$$A. \quad F(A, B, C) = A'B'C + A'BC' + AB'C' + ABC$$

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Draw the output waveform for the circuit below. The reference grid in the timing diagram is one line per 10 units. Considering 10 units=2 seconds what is the clock period of signal A ( $T_A$ ), signal B ( $T_B$ ) and Signal C ( $T_c$ ). What is the frequency of signal A?



$$T_A = 160 \text{ units} \left( \frac{2 \text{ s}}{10 \text{ units}} \right) = 32 \text{ s}$$

$$T_B = 80 \text{ units} \left( \frac{2 \text{ s}}{10 \text{ units}} \right) = 16 \text{ s}$$

$$T_C = 40 \text{ units} \left( \frac{2 \text{ s}}{10 \text{ units}} \right) = 8 \text{ s}$$

$$f_A = \frac{1}{T_A} = \frac{1}{32} = 0.0313 \text{ Hz}$$

$$0.0625 \text{ Hz}$$

$$0.056 \text{ Hz}$$

## Problem 1,2 cont'd Solutions

B. Convert  $Z(A, B, C) = A'(B+C) + B'(A+C')$  to Minterm canonical form

$$= A'B + A'C + AB' + BC'$$

$$= A'B(C+C') + A'(B+B')C + AB'(C+C') + (A+A')BC'$$

$$= \underset{2}{A'BC} + \underset{2}{A'BC'} + \cancel{\underset{1}{ABC}} + \underset{1}{A'BC'} + \underset{5}{AB'C} + \underset{4}{AB'C'} + \cancel{\underset{0}{ABC'}} + \cancel{\underset{0}{ABC}}$$

$$\boxed{\sum(1, 2, 3, 4, 5)}$$


C. Write complement of  $\Sigma(0, 1, 4, 8, 13, 15)$  in maxterm form

include all elements not used in minterm form

$$\underline{\pi(2, 3, 5, 6, 7, 9, 10, 11, 12, 14)}$$

$$\pi(0, 4, 8, 13, 15)$$

A. Convert  $\Sigma(0, 2, 3, 4, 6, 9, 10, 12, 14)$  to minimal and-or logic




$$A'B'D' + A'C'B' + \underline{AB'C'D'} + BC'D' + \underline{\underline{CD'}}$$


$$CD' + CB'A' + AC'D' + BC'D' + AB'C'D \\ AB'C'D' + A'B'C + AD + BD' + CD'$$

B.  $Z(A, B, C) = \Sigma(1, 3, 4, 6, 7)$


implement hazard-free form in NAND-NAND form




$$((A'C)' \cdot (B \cdot C)' \cdot (A \cdot B)' \cdot (A \cdot C')')'$$




C.  $Z = \Sigma(2, 3, 6, 7, 12, 13, 15)$  convert to NOR-NOR



$$(A \bullet C')' + (A \bullet B')' + (A' \bullet C \bullet D')'$$




- A. (5 points) Implement the logic function  $Z = A' \cdot (B+C) + B'(A+C')$  using the 3 to 8 decoder shown below. C is the most significant selection bit of the decoder. Use additional gates if necessary.



- B. Multiplexor does not have enough inputs to directly connect 1's and 0's to its inputs. Simplify. Use f, g, h as selection, and then e or e' as input.

f g h	e e'
0 0 0	1 0
0 0 1	0 1
0 1 0	0 1
0 1 1	1 0
1 0 0	0 1
1 0 1	1 0
1 1 0	1 0
1 1 1	0 1

choose  
e or e'  
where  
function  
should  
be 1




e f g	h	f
0 0 0	0 1 h'	
0 0 1	1 0 h	
0 1 0	1 0 h	
0 1 1	1 0 h'	
1 0 0	0 0 h	
1 0 1	0 1 h'	
1 1 0	0 1 h'	
1 1 1	0 1 h	


# Problem 1.4 cont'd

# Solutions

C. (5 points) Make the necessary connections to the 74LS163 counter to operate in the free running mode (from 0 to 15 and back). The 74LS163 is a synchronous 4 bit binary counter. It has P and T inputs which enable counting when high, a clock input, a parallel load input (D-A) which is used when the LOAD input is low and a the clock The clear input loads zero into the counter and is also synchronous and active low. The RCO output goes high when the output is 15. The outputs, QD-QA, reflect the state of the counter.




D. (5 points)- Use the 74L194 to build a basic Johnson counter. An n-bit shift register with the complement of the serial output fed back into the serial input is a counter with  $2^n$  states and is called twisted ring, Moebius or Johnson counter. The universal register 74LS94 uses a clock input, an active low clear input and two mode inputs. The modes are S1S0=00, hold, S1S0=01shift right (toward D), S1S0=10shift left (toward A) and S1S0=11, parallel load. R is the serial input for right shift and L is the serial input for left shift.



## Problem 5 (20 points) (5 points)

A. (7.5 points) Analyze the following circuit. Write the excitation and output equations, fill in the transition table and draw a state diagram for the state machine shown below. You may ignore the set and reset inputs for the purpose of your state diagram.

Excitation Equationsstate 1

$$Q_1 = (X \cdot Q_0)$$

state 0

$$Q_0 = (X)$$

Output Equations


$$\text{out} = (Q_0 \cdot Q_1')$$

$$Q_1 = \text{state 1}$$

$$Q_0 = \text{state 0}$$

transition table


state $Q_1, Q_0$	input X	Next state $Q_1^*, Q_0^*$
0 0	0	0 0
0 0	1	0 1
0 1	0	0 0
0 1	1	1 1
1 0	0	0 0
1 0	1	0 1
1 1	0	0 0
1 1	1	1 1

State Diagram

B. Design a synchronous 0-7 binary counter using JK Flip-Flops

J	K	C <sub>n</sub>
0	0	hold
0	1	Reset
1	0	Reset
1	1	Change

JK flip-flops operate on falling edge of clock cycle so we can simply hook them up like this.



## Problem 1.5 cont'd

Solutions

C.

combinations of last 2 inputs:

00	State A
01	State B
10	State C
11	State D

