JDF B
// Created by Version 8.1 
PROJECT counter
DESIGN counter Normal
DEVKIT ispLSI5384VA-125LB388
ENTRY Schematic/Verilog HDL
STIMULUS bcd_counter.abv
MODULE counter.v
MODSTYLE bcd_counter Normal