

Name:	Section:
Name:	Section:
Name:	Section:
Practical 06	
Read and perform the practical guide. Answer practical. Be sure to keep the formatting of 1-	
[4] (Need) Write out the RTL for lui:	

[4] (Need) Draw and highlight the datapath and control signals for lui:




s. This should	eration) Take a screenshot of the ModelSim running tb_processo include the waveform with adequate signals grouped for organizat ipt documenting the instructions you are running for the test.	
	Replace this textbox with your screenshot	

[4] (Need) Write out the RTL for jal:




[4] (Need) Draw and highlight the datapath and control signals for jal:




Replace this textbox with your screenshot	tests. This should include t	Take a screenshot of the ModelSim running tb_processor for jal he waveform with adequate signals grouped for organization as menting the instructions you are running for the test.
		Replace this textbox with your screenshot

[4] (Need) Write out the RTL for jalr:



[4] (Need) Draw and highlight the datapath and control signals for ${\tt jalr}$:




jalr tests. This should inc	Take a screenshot of the ModelSim running tb_processor for clude the waveform with adequate signals grouped for organization ocumenting the instructions you are running for the test.
	Replace this textbox with your screenshot


[8] (Correctness) How did you choose what instructions to include for your testbenches? What strategy/thinking process did you follow in order to ensure your set of testbench instructions sufficiently checks the validity of your processor (make sure to discuss this with specific reference to each instruction type implemented)? Did you change your testbench design strategy compared to the previous practical?

and purpose.	e your new instruction. Make sure you include its name, command	i, Sylicax,
bits and explain w	it your new instructions' instruction format. Be sure to label each t hat each field does (including how it is being addressed if applicat ew addressing mode, describe it here as well.	

[4] (Need) Write out the RTL for your new instruction.



[4] (Need) Draw and highlight the datapath for your new instruction.



your new instru	s/Iteration) Take a screenshot of the ModelSim running tb_processor tesction. This should include the waveform with adequate signals grouped for well as the transcript documenting the instructions you are running for the	r
	Replace this textbox with your screenshot	
	s) What instructions did you create for your instruction's testbench? Briefly s set of instructions substantially checks for your processor's correctness ction.	

dilemma?	did you overco	me the "PC ge	ets changed to	jump target bef	ore we save PC+4	and ."
anciiilla:						
			our new instru ou think it doe		r processor slowe	r?

Correctne ot break	the previous						
	biggest cha	llenge in im	 1plementi	ing and test	ing your nev	v instructio	n? Explai
t was the words or l		llenge in im	nplementi	ing and test	ing your nev	v instructio	n? Explai
		llenge in im	nplementi	ing and test	ing your nev	v instructio	n? Explai
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Explai
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla
		llenge in in	nplementi	ing and test	ing your nev	v instructio	n? Expla

struction? Ex	ιplain in 100 ν	words or less	s.		
	git commit II heck Practica				the
					the