Name:		Section:
Name:		Section:
Name:		Section:
Practical 09		
		er the questions after you have completed the his file (questions should not change pages).
familiar with processor archite	ctures (they und	lined processor? Explain this to someone who is iderstand the 5 pipeline stages) but does not (e.g., you cannot reference specific instructions
iii youi explanations).		

[4] (Need/Iteration) The testbench provides you with a sequence of tasks for you to progressively implement forwarding:
 test_no_hazard_detection() test_write_then_read_hazard_detection() test_WB_to_EX_fwd() test_MEM_to_EX_fwd()
Did you follow this sequence of tests to implement your forwarding unit, or did you skip some steps? Is it necessary to follow this sequence of 5 test? Explain your team's progression through implementing the forwarding unit.
[4] (Iteration) Did your forwarding unit work the first time you implemented it? What revisions did you have to make to your stall detection logic? Explain what the error was and how you fixed it.
did you have to make to your stall detection logic? Explain what the error was and how you
did you have to make to your stall detection logic? Explain what the error was and how you
did you have to make to your stall detection logic? Explain what the error was and how you
did you have to make to your stall detection logic? Explain what the error was and how you
did you have to make to your stall detection logic? Explain what the error was and how you

	orocessor architec	tures (they understand	sor? Explain this to someone whe the 5 pipeline stages) but does recannot use 1w in your explanations.	not
			the first time you implemented i	
and how you f		nake to your statt detec	tion logic? Explain what the erro	r was
		nake to your statt detec	tion togic? Explain what the erro	r was
		nake to your statt detec	tion togic? Exptain what the erro	r was
		nake to your statt detec	tion togic? Exptain what the erro	r was
		nake to your statt detec	tion togic? Exptain what the erro	r was
		nake to your statt detec	tion togic? Exptain what the erro	r was

[4] (Correctness) A teammate argues that implementing the logic for stall detection is too tedious, and instead to unconditionally stall every single instruction once. They argue that the processor will still work and that's all they care about. Is this teammate technically correct? Why or why not?
[4] (Correctness/Performance) As discussed in lecture, there are two approaches to resolve 1w into sw forwarding:
lw x14, 24(x2)
sw x14, 100 (x2) The first is to implement WB into MEM forwarding, and the other is to stall sw by one cycle.
Which approach did your team decide to use? Explain the advantage/disadvantage of the approach your team has chosen.

	orrectne ranches	nance) The ir	istructions h	int at two ap	proaches to res	solve forwarding
How d	x14, lid your	oach solving has chosen.		zard? Explain	the advantage	:/disadvantage of

[4] (Correctness) Take a screenshot of ModelSim running a test to verify the correctness of the case described in the previous question. Annotate the screenshot to show how you know the tests are passing. Then answer the questions below.			
	Replace this textbox with your screenshot		
	ons did you and your team decide to create and test in total? Did you check? Why or why not? For your answer "time" is a legitimate resource red to mention.		

[4] (Need/Correctness) The instructions direct you to a forwarding datapath problem when trying to forward an instruction such as lui from MEM to addi in EX:
lui x10, 0x00ABD addi x5, x10, 0xDEF Explain why this problem exists, and how you and your team resolved this forwarding problem.

	hot of ModelSim running a test to verify the correctness of the uestion. Annotate the screenshot to show how you know the he questions below.
Repla	ace this textbox with your screenshot
	u and your team decide to create and test in total? Did you by or why not? For your answer "time" is a legitimate resource ion

[4] (Correctness/Performance) What purpose of running refrom calculating a relative prime?	elPrime on your processor aside
[4] (Need) Describe your new instruction. Make sure you incand purpose.	clude its name, command, syntax,

forwarding? Di	ss) How did you ac iscuss hazards tha r to resolve these h	nt your instructi			
[4] (Performan your processo	ice) Explain how yo	ou expect this n	ew instruction	to affect the p	erformance of

nder the ba	se RISC-V ISA a		new instruction	s)relPrime(5040
-		_	-	 instruction? Explai
າ 100 words	or less.			
100 words	or less.			
100 words	or less.			
100 words	or less.			
100 words	or less.			
100 words	or less.			
100 words	or less.			
100 words	or less.			
1 100 words	or less.			
1 100 words	or less.			
1 100 words	or less.			
1 100 words	or less.			

ruction? Explain in 100 words or less.							
		it ID for your tical 1 for ins					s the
		it ID for your t					s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the
							s the