info x 243 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Verilogvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 shell_state2
term mark 129 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
var add 1 0 0 227 9 24 257 200 100 100 10 10 0 0 0 0 CLKINRISING_EDGECLK
var add 7 0 0 227 9 72 257 200 100 100 10 10 0 0 0 0 OPCODE5INRISING_EDGECLK
var add 6 0 0 227 9 64 257 200 100 100 10 10 0 0 0 0 OPCODE4INRISING_EDGECLK
var add 5 0 0 227 9 56 257 200 100 100 10 10 0 0 0 0 OPCODE3INRISING_EDGECLK
var add 4 0 0 227 9 48 257 200 100 100 10 10 0 0 0 0 OPCODE2INRISING_EDGECLK
var add 3 0 0 227 9 40 257 200 100 100 10 10 0 0 0 0 OPCODE1INRISING_EDGECLK
var add 2 0 0 227 9 32 257 200 100 100 10 10 0 0 0 0 OPCODE0INRISING_EDGECLK
var add 9 0 0 227 10 8 257 200 100 100 10 10 0 0 0 0 STATUS0INRISING_EDGECLK
var add 10 0 0 227 10 16 257 200 100 100 10 10 0 0 0 0 STATUS1INRISING_EDGECLK
var add 11 0 0 227 10 24 257 200 100 100 10 10 0 0 0 0 STATUS2INRISING_EDGECLK
var add 12 0 0 227 10 32 257 200 100 100 10 10 0 0 0 0 STATUS3INRISING_EDGECLK
var add 13 0 0 227 10 40 257 200 100 100 10 10 0 0 0 0 STATUS4INRISING_EDGECLK
var add 14 0 0 227 10 48 257 200 100 100 10 10 0 0 0 0 STATUS5INRISING_EDGECLK
var add 15 0 0 227 10 56 257 200 100 100 10 10 0 0 0 0 STATUS6INRISING_EDGECLK
var add 16 0 0 227 10 64 257 200 100 100 10 10 0 0 0 0 STATUS7INRISING_EDGECLK
var add 17 0 0 227 10 72 257 200 100 100 10 10 0 0 0 0 STATUS8INRISING_EDGECLK
var add 18 0 0 227 11 8 257 200 100 100 10 10 0 0 0 0 STATUS9INRISING_EDGECLK
var add 19 0 0 227 11 17 257 200 100 100 10 10 0 0 0 0 STATUS10INRISING_EDGECLK
var add 20 0 0 227 11 26 257 200 100 100 10 10 0 0 0 0 STATUS11INRISING_EDGECLK
var add 21 0 0 227 11 35 257 200 100 100 10 10 0 0 0 0 STATUS12INRISING_EDGECLK
var add 22 0 0 227 11 44 257 200 100 100 10 10 0 0 0 0 STATUS13INRISING_EDGECLK
var add 23 0 0 227 11 53 257 200 100 100 10 10 0 0 0 0 STATUS14INRISING_EDGECLK
var add 24 0 0 227 11 62 257 200 100 100 10 10 0 0 0 0 STATUS15INRISING_EDGECLK
var add 8 0 0 99 10 9 257 200 100 100 10 10 0 0 0 0 OPCODE15INRISING_EDGECLK
var add 25 0 0 227 11 74 257 200 100 100 10 10 0 0 0 0 ALUControl0OUTRISING_EDGECLK
var add 26 0 0 227 12 12 257 200 100 100 10 10 0 0 0 0 ALUControl1OUTRISING_EDGECLK
var add 27 0 0 227 12 24 257 200 100 100 10 10 0 0 0 0 ALUControl2OUTRISING_EDGECLK
var add 28 0 0 227 12 32 257 200 100 100 10 10 0 0 0 0 ALUSrcAOUTRISING_EDGECLK
var add 29 0 0 227 12 40 257 200 100 100 10 10 0 0 0 0 ALUSrcBOUTRISING_EDGECLK
var add 30 0 0 227 12 48 257 200 100 100 10 10 0 0 0 0 CRWriteOUTRISING_EDGECLK
var add 31 0 0 227 12 57 257 200 100 100 10 10 0 0 0 0 EPCWriteOUTRISING_EDGECLK
var add 33 0 0 227 12 72 257 200 100 100 10 10 0 0 0 0 MemAddrSelect0OUTRISING_EDGECLK
var add 34 0 0 227 13 15 257 200 100 100 10 10 0 0 0 0 MemAddrSelect1OUTRISING_EDGECLK
var add 35 0 0 227 13 23 257 200 100 100 10 10 0 0 0 0 MemReadOUTRISING_EDGECLK
var add 36 0 0 227 13 32 257 200 100 100 10 10 0 0 0 0 MemWriteOUTRISING_EDGECLK
var add 37 0 0 227 13 40 257 200 100 100 10 10 0 0 0 0 PCWriteOUTRISING_EDGECLK
var add 38 0 0 227 13 55 257 200 100 100 10 10 0 0 0 0 PCWriteSelect0OUTRISING_EDGECLK
var add 39 0 0 227 13 70 257 200 100 100 10 10 0 0 0 0 PCWriteSelect1OUTRISING_EDGECLK
var add 40 0 0 227 14 15 257 200 100 100 10 10 0 0 0 0 PCWriteSelect2OUTRISING_EDGECLK
var add 41 0 0 227 14 23 257 200 100 100 10 10 0 0 0 0 RegReadOUTRISING_EDGECLK
var add 42 0 0 227 14 32 257 200 100 100 10 10 0 0 0 0 RegWriteOUTRISING_EDGECLK
var add 43 0 0 227 14 47 257 200 100 100 10 10 0 0 0 0 ShiftDirectionOUTRISING_EDGECLK
var add 44 0 0 227 14 63 257 200 100 100 10 10 0 0 0 0 StatusInputSel0OUTRISING_EDGECLK
var add 45 0 0 227 15 16 257 200 100 100 10 10 0 0 0 0 StatusInputSel1OUTRISING_EDGECLK
var add 46 0 0 227 15 31 257 200 100 100 10 10 0 0 0 0 StatusService0OUTRISING_EDGECLK
var add 47 0 0 227 15 46 257 200 100 100 10 10 0 0 0 0 StatusService1OUTRISING_EDGECLK
var add 48 0 0 227 15 61 257 200 100 100 10 10 0 0 0 0 StatusService2OUTRISING_EDGECLK
var add 49 0 0 227 15 76 257 200 100 100 10 10 0 0 0 0 StatusService3OUTRISING_EDGECLK
var add 50 0 0 227 16 14 257 200 100 100 10 10 0 0 0 0 WriteDataSel0OUTRISING_EDGECLK
var add 51 0 0 227 16 28 257 200 100 100 10 10 0 0 0 0 WriteDataSel1OUTRISING_EDGECLK
var add 52 0 0 227 16 43 257 200 100 100 10 10 0 0 0 0 WriteRegSelectOUTRISING_EDGECLK
var add 32 0 0 99 12 77 257 200 100 100 10 10 0 0 0 0 IRWriteOUTRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 133 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 6 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 124 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 128 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 140 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 148 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 180 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 188 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 192 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 196 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 204 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 212 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 220 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 228 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 244 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 7 248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 7 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 100 100 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2493730496 29597549 0 0 0 0 0 0 0 0 0 0 0 0 0 control.v
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 0 10 306 52 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 5.1i
Source = control.v
Thu Oct 30 23:39:48 2003
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `LW016
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `LW115
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `OR_OP14
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `REGLOAD13
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `REGSTORE12
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `RFI11
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `SHL10
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `SHR9
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `START8
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `STI7
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `SUB6
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `SW5
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `ADD31
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `AND_OP30
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `CLI29
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `CMPE028
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `CMPE127
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `CMPL026
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `CMPL125
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `EXC024
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `EXC123
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `INSTRUCTION22
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `J21
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `JAL20
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `JNZ19
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `LIRWRITE17
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `JZ18
val info 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 `XOR_OP4
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
PRLD x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
GSR x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
GlobalTime x 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0