# CSSE 232 - Computer Architecture I Rose-Hulman Institute of Technology Computer Science and Software Engineering Department 

Exam 1

Name: $\qquad$ Section: $1 \quad 2 \quad 3 \quad 4 \quad 5$

This exam is closed book. You are allowed to use the reference card from the book and one $8.5 " \times 11 "$ single sided page of hand written notes. You may not use a computer, phone, etc. during the examination.

You may use a calculator on this exam.
Write all answers on these pages. Be sure to show all work and document your code. Do not use instructions that we have not covered (e.g. no mul or div but you can use instructions like slli, srl, etc).

RISC-V code is judged both by its correctness and its efficiency. Unless otherwise stated, you may not use RISC-V pseudoinstructions when writing RISC-V code.

For Pass/Fail problems there will be a redo opportunity for partial credit on a future date. You must submit a good faith effort to qualify for the redo opportunity.

| Question | Points | Score |
| :---: | :---: | :---: |
| Problem 1 | 20 |  |
| Problem 2 | 15 |  |
| Problem 3 | 20 |  |
| Problem 4 | 25 |  |
| Problem 5 | 20 |  |
| Total: | 100 |  |

Problem 1. Consider the following RISC-V assembly code snippet disassembled from the xv 6 operating system, with partial machine language translations to the right. Note that the translation is in decimal unless specified otherwise.

(a) (12 points) Fill in the 24 missing values in the instructions above. You may write in decimal or in hex, but must clearly indicate if it is in hex. Write any immediates for UJ and SB instructions in base 10 between the square brackets before filling the table. Do not use binary in the table.
(b) (5 points) Consider the following assembled branch instruction. Assuming this instruction is at address $0 x 0040$ 0020, what address will the branch go to when it is taken? Show your work.

$$
11111110011000101000000011100011
$$

$\square$
(c) (3 points) This block of 7 instructions is replicated multiple times throughout the kernel code. Would the bge and jal instructions have the same machine translation in every replicate as the ones in the table above? Why or why not?

Problem 2. (15 points) Pretend you are an assembler. For each pseudo-instruction in the following table, give a minimal sequence of actual RISC-V instructions to accomplish the same thing. You may need to use x31 for some of the sequences. BIG indicates an immediate value that is 32 bits and SML indicates an immediate value that fits in 12 bits. You may need to refer to specific bits of the immediate by index, e.g. SML[11].

| Pseudo-instruction | Description |  |
| :--- | :--- | :--- |
| lwByIndex t0, t1, t2 | t1 contains a pointer to <br> an array, and t2 an index <br> in that array, t0 will get <br> the data from the array <br> at index t2 (t0 = t1[t2]). |  |
| PUSH a0 | Makes space on the stack <br> and then pushes the data <br> in a0 onto the stack. |  |
| LL12 t0, 0x888 | Loads the lower 12 bits <br> of a register, filling the <br> top 20 bits with 0s. |  |

Problem 3. Your team is designing a RISC-V-like machine with 16-bit instructions, 12 -bit addresses, and 16 -bit words. Assume the machine has 64 different opcodes and has 8 registers.
(a) (5 points) Your team creates an instruction format that has an opcode, one register operand, and an immediate. Draw the instruction format for this instruction type. Label each field and show the size (in bits) of each field. Be sure to label any unused bits.
(b) (5 points) If the above format is used for pc-relative branches, what is the range of branch targets? Express your answer as the number of instructions before and after the PC where the branch can go (for example, "from PC-400 to PC+200 instructions")

1. Explain your addressing mode, specifically how you use the immediate field to calculate the branch target.
(This problem continues on the next page...)
(c) (5 points) Consider the pseudo-instruction la that loads large immediate values (addresses that are 12-bits in size) into a register. How should la be implemented? Remember, you are the designer - you may use instructions with the format above or design new instruction formats.
(d) (5 points) Justify your design; state both the major advantages and the major disadvantages of your design (more than one of each).

Problem 4. (25 points) Below is python code for a small program. Based on the code, answer the following questions and then complete the missing portions of the procedure below, adhering to the RISC-V procedure call conventions. Do NOT optimize or change the logic of this code.

```
def calc_value(A):
    x = A + 7
    y = adjust(x)
    z = y + 3
    z = modify(z, 3)
    result = x - z
    return (result)
```

You can assume that both adjust and modify are procedures that exist (you do not need to write them), and these procedures follow the RISC-V calling conventions. Assume all local variables (e.g. $x$ and $y$ ) are only stored in registers and not in main memory.
calc_value:

jal ra, adjust ;call to adjust
$\square$
jal ra, modify ;call to modify
$\square$
jalr x0, $0(r a)$

Problem 5. You are the lead designer for a real-time 32-bits RISC-V processor. Your customer has demanded that the execution time of the benchmark program should not be longer than $5 \mu$ seconds.
(a) (5 points) Your customer has provided you with a sample set of benchmarks that they wish to run on your processor. After some calculations, your team collects the following data from the benchmark suite. Calculate the average CPI for your processor.

| Instruction Type | CPI | Count |
| :--- | :--- | :--- |
| mem | 10 | 400 |
| branch | 3 | 50 |
| arithmetic | 7 | 200 |
| logical | 3 | 60 |
| jump | 1 | 40 |

(b) (5 points) What is the minimum clock frequency (remember, frequency $=\frac{1}{\text { cycle time }}$ ) that your processor must run at in order to meet the customer's requirements?
question continues on next page...
(c) (5 points) Your team noticed that a large portion of the benchmark program is made up of memory operations, and thus they have suggested adding a few complex instructions that can read and write from memory in one instruction. After some analysis, this leads to reducing the number of memory instructions by $\mathbf{2 5 \%}$. However, memory instructions now take 12 cycles to execute. What is the new average CPI?
(d) (5 points) Assuming you keep the processor running at the same minimum frequency calculated earlier, will the new design still meet the clients requirements? Show your work to support your answer.

## RV32I BASE INTEGER INSTRUCTIONS, in alphabetical order

| MNEMONIC | FMT | NAME | DESCRIPTION (in Verilog) |
| :---: | :---: | :---: | :---: |
| add | R | ADD | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]+\mathrm{R}[\mathrm{rs} 2]$ |
| addi | I | ADD Immediate | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}$ |
| and | R | AND | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]$ \& $\mathrm{R}[\mathrm{rs} 2]$ |
| andi | I | AND Immediate | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]$ \& imm |
| auipc | U | Add Upper Immediate to PC | $\mathrm{R}[\mathrm{rd}]=\mathrm{PC}+\{\mathrm{imm}, 12 \mathrm{~b} 0\}$ |
| beq | SB | Branch EQual | $\begin{aligned} & \text { if }(\mathrm{R}[\mathrm{rs} 1]=\mathrm{R}[\mathrm{rs} 2) \\ & \mathrm{PC}=\mathrm{PC}+\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\} \end{aligned}$ |
| bge | SB | Branch Greater than or Equal | $\begin{aligned} & \text { if(R[rs1]>=R[rs2) } \\ & \mathrm{PC}=\mathrm{PC}+\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\} \end{aligned}$ |
| bgeu | SB | Branch $\geq$ Unsigned | $\begin{aligned} & \mathrm{if}(\mathrm{R}[\mathrm{rs} 1]>=\mathrm{R}[\mathrm{rs} 2) \\ & \mathrm{PC}=\mathrm{PC}+\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\} \end{aligned}$ |
| blt | SB | Branch Less Than | if(R[rs1]<R[rs2) PC=PC+\{imm, 1b'0\} |
| bltu | SB | Branch Less Than Unsigned | $\mathrm{if}\left(\mathrm{R}[\mathrm{rs} 1]<\mathrm{R}[\mathrm{rs} 2) \mathrm{PC}=\mathrm{PC}+\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\}\right.$ |
| bne | SB | Branch Not Equal | $\mathrm{if}(\mathrm{R}[\mathrm{rs} 1]!=\mathrm{R}[\mathrm{rs} 2) \mathrm{PC}=\mathrm{PC}+\{\mathrm{imm}, 1 \mathrm{~b}$ '0 $\}$ |
| csrrc | I | Cont./Stat.RegRead\&Clear | $\mathrm{R}[\mathrm{rd}]=\mathrm{CSR} ; \mathrm{CSR}=\mathrm{CSR}$ \& $\sim \mathrm{R}[\mathrm{rs} 1]$ |
| csrrci | I | Cont./Stat.RegRead\&Clear Imm | $\mathrm{R}[\mathrm{rd}]=\mathrm{CSR} ; \mathrm{CSR}=\mathrm{CSR}$ \& $\sim \mathrm{imm}$ |
| csrrs | I | Cont./Stat.RegRead\&Set | $\mathrm{R}[\mathrm{rd}]=\mathrm{CSR} ; \mathrm{CSR}=\mathrm{CSR} \mid \mathrm{R}[\mathrm{rs1} 1]$ |
| csrrsi | I | Cont./Stat.RegRead\&Set Imm | $\mathrm{R}[\mathrm{rd}]=\mathrm{CSR} ; \mathrm{CSR}=\mathrm{CSR} \mid \mathrm{imm}$ |
| csrrw | I | Cont./Stat.RegRead\&Write | $\mathrm{R}[\mathrm{rd}]=\mathrm{CSR} ; \mathrm{CSR}=\mathrm{R}[\mathrm{rs} 1]$ |
| csrrwi | I | Cont./Stat.Reg Read\&Write Imm | $\mathrm{R}[\mathrm{rd}]=\mathrm{CSR} ; \mathrm{CSR}=\mathrm{imm}$ |
| ebreak | I | Environment BREAK | Transfer control to debugger |
| ecall | I | Environment CALL | Transfer control to operating system |
| fence | I | Synch thread | Synchronizes threads |
| fence.i | I | Synch Instr \& Data | Synchronizes writes to instruction stream |
| jal | UJ | Jump \& Link | $\mathrm{R}[\mathrm{rd}]=\mathrm{PC}+4 ; \mathrm{PC}=\mathrm{PC}+\{\mathrm{imm}, 1 \mathrm{~b} \mathbf{0} 0\}$ |
| jalr | I | Jump \& Link Register | $\mathrm{R}[\mathrm{rd}]=\mathrm{PC}+4 ; \mathrm{PC}=\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}$ |
| lb | I | Load Byte | $\begin{aligned} & \mathrm{R}[\mathrm{rd}]= \\ & \left\{24^{\prime} \mathrm{bM}[](7), \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}](7: 0)\right\} \end{aligned}$ |
| 1 lbu | I | Load Byte Unsigned | $\mathrm{R}[\mathrm{rd}]=\left\{24^{\prime} \mathrm{b} 0, \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}](7: 0)\right\}$ |
| lh | I | Load Halfword | $\begin{aligned} & \mathrm{R}[\mathrm{rd}]= \\ & \left\{16^{\prime} \mathrm{bM}[](15), \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}](15: 0)\right\} \end{aligned}$ |
| lhu | I | Load Halfword Unsigned | $\mathrm{R}[\mathrm{rd}]=\{16 \mathrm{~b} 0, \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}](15: 0)\}$ |
| lui | U | Load Upper Immediate | $\mathrm{R}[\mathrm{rd}]=\{\mathrm{imm}, 12 \mathrm{~b} 0\}$ |
| $1 w$ | I | Load Word | $\mathrm{R}[\mathrm{rd}]=\{\mathrm{M}[\mathrm{R}[\mathrm{rs1}]+\mathrm{imm}](31: 0)\}$ |
| or | R | OR | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1] \mid \mathrm{R}[\mathrm{rs} 2]$ |
| ori | I | OR Immediate | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1] \mid \mathrm{imm}$ |
| sb | S | Store Byte | $\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]+\mathrm{imm}](7: 0)=\mathrm{R}[\mathrm{rs} 2](7: 0)$ |
| sh | S | Store Halfword | $\mathrm{M}[\mathrm{R}[\mathrm{rs1} 1]+\mathrm{imm}](15: 0)=\mathrm{R}[\mathrm{rs} 2](15: 0)$ |
| sll | R | Shift Left | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1] \ll \mathrm{R}[\mathrm{rs} 2]$ |
| slli | I | Shift Left Immediate | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rsl}] \ll \mathrm{imm}$ |
| slt | R | Set Less Than | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs} 1]<\mathrm{R}[\mathrm{rs} 2])$ ? 1:0 |
| slti | I | Set Less Than Immediate | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rsl} 1]<\mathrm{imm}) ? 1: 0$ |
| sltiu | I | Set < Immediate Unsigned | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs} 1]<\mathrm{imm})$ ? $1: 0$ |
| sltu | R | Set Less Than Unsigned | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs} 1]<\mathrm{R}[\mathrm{rs} 2])$ ? $1: 0$ |
| sra | R | Shift Right Arithmetic | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1] \gg \mathrm{R}[\mathrm{rs} 2]$ |
| srai | I | Shift Right Arith Imm | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rsl}] \gg \mathrm{imm}$ |
| srl | R | Shift Right (Word) | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1] \gg \mathrm{R}[\mathrm{rs} 2]$ |
| srli | I | Shift Right Immediate | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rsl}] \gg \mathrm{imm}$ |
| sub, subw | R | SUBtract (Word) | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]-\mathrm{R}[\mathrm{rs} 2]$ |
| sw | S | Store Word | $\mathrm{M}[\mathrm{R}[\mathrm{rs1} 1]+\mathrm{imm}](31: 0)=\mathrm{R}[\mathrm{rs} 2](31: 0)$ |
| xor | R | XOR | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]^{\wedge} \mathrm{R}[\mathrm{rs} 2]$ |
| xori | I | XOR Immediate | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs} 1]^{\wedge} \mathrm{imm}$ |

Notes: 1) Operation assumes unsigned integers (instead of 2's complement)
2) The least significant bit of the branch address in jalr is set to 0
3) (signed) Load instructions extend the sign bit of data to fill the 32-bit register
4) Replicates the sign bit to fill in the leftmost bits of the result during right shift
5) Multiply with one operand signed and one unsigned
6) The Single version does a single-precision operation using the rightmost 32 bits of a 64bit F register
7) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, $-0,+0,+i n f$, denorm, ...)
8) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location
The immediate field is sign-extended in RISC- $V$

ARITHMETIC CORE INSTRUCTION SET
RV64M Multiply Extension

| MNEMONIC | FMT NAME |
| :---: | :---: |
| mul | R MULtiply |
| mulh | R MULtiply High |
| mulhsu | R MULtiply High Unsigned |
| mulhu | R MULtiply upper Half Unsigned |
| div | R DIVide |
| divu | R DIVide Unsigned |
| rem | R REMainder |
| remu | R REMainder Unsigned |

## RV64F and RV64D Floating-Point Extensions

fld, flw
fsd, fsw
Load (Word)
fadd.s,fadd.d
fsub.s, fsub.d
R ADD
fmul.s,fmul.d
R SUBtract
fdiv.s,fdiv.d
R MULtiply
fsqrt.s,fsqrt.d
R SQuare RooT
fmadd.s, fmadd. $d$
fmsub.s, fmsub.d
R Multiply-ADD
R Multiply-SUBtract
fmnsub.s, fmnsub.d $\quad$ Negative Multiply-ADD
fmnadd.s,fmnadd.d $\quad$ Negative Multiply-SUBtract
fsgnj.s,fsgnj.d $\quad \mathrm{R}$ SiGN source
fsgnjn.s,fsgnjn.d $\quad R \quad$ Negative SiGN source
fsgnjx.s,fsgnjx.d $\quad$ Ror SiGN source
fmin.s,fmin.d $\quad R \quad$ MINimum
fmax.s,fmax.d R MAXimum
feq.s,feq.d $\quad$ R Compare Float EQual
flt.s,flt.d $\quad$ R Compare Float Less Than
fle.s,fle.d $\quad$ R Compare Float Less than or $=$
fclass.s,fclass.d
R Classify Type
fmv.s.x,fmv.d.x $\quad R \quad$ Move from Integer
fmv.x.s,fmv.x.d $\quad R \quad$ Move to Integer
fcvt.d.s $\quad R$ Convert from SP to DP
fcvt.s.d $\quad R \quad$ Convert from DP to SP
fcvt.s.w, fcvt.d.w $\quad$ R Convert from 32b Integer
fcvt.s.l,fcvt.d.l $\quad R$ Convert from 64b Integer
fcvt.s.wu, fcvt.d.wu $R$ Convert from 32b Int
fcvt.s.lu, fcvt.d.lu $R$ Conyert from 64b Int
fcvt.w.s, fcvt.w.d $\quad R \quad \begin{aligned} & \text { Unsigned } \\ & \text { Convert to } \\ & 32 b\end{aligned}$
fcvt.l.s,fcvt.l.d $\quad$ R Convert to 64b Integer
fcvt.wu.s, fcvt.wu.d $R$ Convert to 32b Int Unsigned
fcvt.lu.s, fcvt.lu.d $R$ Convert to 64b Int Unsigned

## RV64A Atomic Extension

| amoadd.w, amoadd.d | R | ADD |
| :--- | :--- | :--- |
| amoand.w, amoand.d | R | AND |
| amomax.w, amomax.d | R | MAXimum |
| amomaxu.w, amomaxu.d | R | MAXimum Unsigned |
| amomin.w, amomin.d | R | MINimum |
| amominu.w, amominu.d | R | MINimum Unsigned |
| amoor.w, amoor.d | R | OR |
| amoswap.w, amoswap.d | R | SWAP |
| amoxor.w, amoxor.d | R | XOR |
| lr.w, lr.d | R | Load Reserved |
| sc.w, sc.d | R | Store |
|  |  | Conditional |

$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
$\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]+\mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
$\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$ \& $\mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
if $(\mathrm{R}[\mathrm{rs} 2]>\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]) \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
if $(\mathrm{R}[\mathrm{rs} 2]>\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]) \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]$ ],
if $(\mathrm{R}[\mathrm{rs} 2]<\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]) \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
$\left.\begin{array}{l}\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{R}[\mathrm{rs} 1]], \\ \text { if } \\ \mathrm{R}\end{array} \mathrm{M}[\mathrm{rs} 1]\right) \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{R}[\mathrm{rs} 2]$
if $(R[\mathrm{rs} 2]<\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]) \mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{d}]=\mathrm{M}[\mathrm{R}[\mathrm{s} 1]]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
$\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]] \mid \mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs1} 1], \mathrm{M}[\mathrm{R}[\mathrm{rs1} 1]=\mathrm{R}[\mathrm{rs} 2]$

| $\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$, |
| :--- |

$\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]] \wedge \mathrm{R}[\mathrm{rs} 2]$
$\mathrm{R}[\mathrm{rd}]=\mathrm{M}[\mathrm{R}[\mathrm{rs} 1]]$,
reservation on $M[R[r s 1]]$
if reserved, $M[R[r s 1]]=R[r s 2]$,
$\mathrm{R}[\mathrm{rd}]=0$; else $\mathrm{R}[\mathrm{rd}]=1$

CORE INSTRUCTION FORMATS

|  | $27 \quad 26$ | 25 | 24 | 20 | 19 | 15 | $14 \quad 12$ | 117 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | funct7 |  | rs2 |  |  |  | funct3 | rd | Opcode |
| I | imm[11:0] |  |  |  |  |  | funct3 | rd | Opcode |
| S | imm[11:5] |  | rs2 |  |  |  | funct3 | imm[4:0] | opcode |
| SB | imm[12\|10:5] |  | rs2 |  |  |  | funct3 | imm[4:1\|11] | opcode |
| U | imm[31:12] |  |  |  |  |  |  | rd | opcode |
| UJ | imm[20\|10:1|11|19:12] |  |  |  |  |  |  | rd | opcode |

PSEUDO INSTRUCTIONS

| MNEMONIC | NAME | DESCRIPTION | USES |
| :---: | :---: | :---: | :---: |
| beqz | Branch $=$ zero | $\mathrm{if}(\mathrm{R}[\mathrm{rs} 1]=0) \mathrm{PC}=\mathrm{PC}+\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\}$ | beq |
| bnez | Branch $\neq$ zero | if(R[rs1]! $=0$ ) $\mathrm{PC}=\mathrm{PC}+\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\}$ | bne |
| fabs.s, fabs.d | Absolute Value | $\mathrm{F}[\mathrm{rd}]=(\mathrm{F}[\mathrm{rsl}]<0) ?-\mathrm{F}[\mathrm{rsl}]: \mathrm{F}[\mathrm{rs} 1]$ | fsgnx |
| fmv.s, fmv.d | FP Move | $\mathrm{F}[\mathrm{rd}]=\mathrm{F}[\mathrm{rs} 1]$ | fsgnj |
| fneg.s, fneg.d | FP negate | $\mathrm{F}[\mathrm{rd}]=-\mathrm{F}[\mathrm{rsl}]$ | fsgnjn |
| j | Jump | $\mathrm{PC}=\left\{\mathrm{imm}, 1 \mathrm{~b}^{\prime} 0\right\}$ | jal |
| jr | Jump register | $\mathrm{PC}=\mathrm{R}[\mathrm{rsl}]$ | jalr |
| la | Load address | R[rd] = address | auipc |
| 1 i | Load imm | $\mathrm{R}[\mathrm{rd}]=\mathrm{imm}$ | addi |
| mv | Move | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs1}]$ | addi |
| neg | Negate | $\mathrm{R}[\mathrm{rd}]=-\mathrm{R}[\mathrm{rs} 1]$ | sub |
| nop | No operation | $\mathrm{R}[0]=\mathrm{R}[0]$ | addi |
| not | Not | $\mathrm{R}[\mathrm{rd}]=\sim \mathrm{R}[\mathrm{rs1}]$ | xori |
| ret | Return | $\mathrm{PC}=\mathrm{R}[1]$ | jalr |
| seqz | Set $=$ zero | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rsl}]==0) ? 1: 0$ | sltiu |
| snez | Set $\neq$ zero | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rsl}]!=0) ? 1: 0$ | sltu |

## OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC FMT OPCODE FUNCT3 FUNCT7 OR IMM HEXADECIMAL

| lb | I | 0000011 | 000 | $03 / 0$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| lh | I | 0000011 | 001 | $03 / 1$ |  |
| lw | I | 0000011 | 010 | $03 / 2$ |  |
|  |  |  |  |  |  |
| lbu | I | 0000011 | 100 | $03 / 4$ |  |
| lhu | I | 0000011 | 101 | $03 / 5$ |  |
|  |  |  |  |  | $0 \mathrm{~F} / 0$ |
| fence | I | 0001111 | 000 | $0 F / 1$ |  |
| fence.i | I | 0001111 | 001 |  | $13 / 0$ |
| addi | I | 0010011 | 000 |  | $13 / 1 / 00$ |
| slli | I | 0010011 | 001 | 0000000 | $13 / 2$ |
| slti | I | 0010011 | 010 |  | $13 / 3$ |
| sltiu | I | 0010011 | 011 |  | $13 / 4$ |
| xori | I | 0010011 | 100 |  | $13 / 5 / 00$ |
| srli | I | 0010011 | 101 | 0000000 | $13 / 6$ |
| srai | I | 0010011 | 101 | 0100000 | $13 / 7$ |
| ori | I | 0010011 | 110 |  | 17 |


| sb | S | 0100011 | 000 |  | 23/0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| sh | S | 0100011 | 001 |  | 23/1 |
| sw | S | 0100011 | 010 |  | 23/2 |
| add | R | 0110011 | 000 | 0000000 | 33/0/00 |
| sub | R | 0110011 | 000 | 0100000 | $33 / 0 / 20$ |
| sll | R | 0110011 | 001 | 0000000 | 33/1/00 |
| slt | R | 0110011 | 010 | 0000000 | $33 / 2 / 00$ |
| sltu | R | 0110011 | 011 | 0000000 | $33 / 3 / 00$ |
| xor | R | 0110011 | 100 | 0000000 | 33/4/00 |
| srl | R | 0110011 | 101 | 0000000 | 33/5/00 |
| sra | R | 0110011 | 101 | 0100000 | $33 / 5 / 20$ |
| or | R | 0110011 | 110 | 0000000 | 33/6/00 |
| and | R | 0110011 | 111 | 0000000 | 33/7/00 |
| lui | U | 0110111 |  |  | 37 |
| beq | SB | 1100011 | 000 |  | 63/0 |
| bne | SB | 1100011 | 001 |  | 63/1 |
| blt | SB | 1100011 | 100 |  | 63/4 |
| bge | SB | 1100011 | 101 |  | 63/5 |
| bltu | SB | 1100011 | 110 |  | 63/6 |
| bgeu | SB | 1100011 | 111 |  | 63/7 |
| jalr | I | 1100111 | 000 |  | 67/0 |
| jal | UJ | 1101111 |  |  | 6 F |
| ecall | I | 1110011 | 000 | 000000000000 | 73/0/000 |
| ebreak | I | 1110011 | 000 | 000000000001 | 73/0/001 |
| CSRRW | I | 1110011 | 001 |  | 73/1 |
| CSRRS | I | 1110011 | 010 |  | 73/2 |
| CSRRC | I | 1110011 | 011 |  | 73/3 |
| CSRRWI | I | 1110011 | 101 |  | 73/5 |
| CSRRSI | I | 1110011 | 110 |  | 73/6 |
| CSRRCI | I | 1110011 | 111 |  | 73/7 |

