# CSSE 232 – Computer Architecture I Rose-Hulman Institute of Technology Computer Science and Software Engineering Department

## Exam 1

 Name:
 Section:
 1
 2
 3
 4
 5

This exam is **closed book**. You are allowed to use the reference card from the book and one  $8.5^{\circ} \times 11^{\circ}$  single sided page of hand written notes. You may not use a computer, phone, etc. during the examination.

You may use a calculator on this exam.

Write all answers on these pages. Be sure to **show all work** and document your code. Do not use instructions that we have not covered (e.g. no **mul** or **div** but you can use instructions like **slli**, **srl**, etc).

RISC-V code is judged both by its correctness and its efficiency. Unless otherwise stated, you may not use RISC-V pseudoinstructions when writing RISC-V code.

For Pass/Fail problems there will be a redo opportunity for partial credit on a future date. You must submit a good faith effort to qualify for the redo opportunity.

Question	Points	Score
Problem 1	20	
Problem 2	15	
Problem 3	20	
Problem 4	25	
Problem 5	20	
Total:	100	

**Problem 1**. Consider the following RISC-V assembly code snippet disassembled from the xv6 operating system, with partial machine language translations to the right. Note that the translation is in decimal unless specified otherwise.

	31 30 29 28 27 26 25 24 23 22 21 20	0 19 18 17 16 15 14 13	12 11 10 9 8 7	6 5 4 3 2 1 0
	0	5	0	
0x0040 0000 Loop: bge a1, a0, L8 []	8	11 0	9	0x13
0x0040 0004 addi s1, a1, 8		15	9	
0x0040 0008 srai s1, a5, 12				
0x0040 000c addi a1, a1, 16				
0x0040 0010 jal x0, Loop []	1	-1	0	
0x0040 0014 L8: add a1, a1, x0				
0x0040 0018 jalr x0, 0(ra)	0	11		
				0x67

- (a) (12 points) Fill in the 24 missing values in the instructions above. You may write in decimal or in hex, but must clearly indicate if it is in hex. Write any immediates for UJ and SB instructions in base 10 between the square brackets before filling the table. Do not use binary in the table.
- (b) (5 points) Consider the following assembled branch instruction. Assuming this instruction is at address 0x0040 0020, what address will the branch go to when it is taken? Show your work.

1 111111 00110 00101 000 0000 1 1100011

(c) (3 points) This block of 7 instructions is replicated multiple times throughout the kernel code. Would the bge and jal instructions have the same machine translation in every replicate as the ones in the table above? Why or why not?

Problem 2. (15 points) Pretend you are an assembler. For each pseudo-instruction in the following table, give a minimal sequence of actual RISC-V instructions to accomplish the same thing. You may need to use x31 for some of the sequences. BIG indicates an immediate value that is 32 bits and SML indicates an immediate value that fits in 12 bits. You may need to refer to specific bits of the immediate by index, e.g. SML[11].

Pseudo-instruction	Description	
lwByIndex t0, t1, t2	t1 contains a pointer to	
	an array, and t2 an index	
	in that array, t0 will get	
	the data from the array	
	at index $t2 (t0 = t1[t2])$ .	
PUSH a0	Makes space on the stack	
	and then pushes the data	
	in a0 onto the stack.	
LL12 t0, 0x888	Loads the lower 12 bits	
	of a register, filling the	
	top 20 bits with 0s.	

- **Problem 3**. Your team is designing a RISC-V-like machine with 16-bit instructions, 12-bit addresses, and 16-bit words. Assume the machine has 64 different opcodes and has 8 registers.
  - (a) (5 points) Your team creates an instruction format that has an opcode, one register operand, and an immediate. Draw the instruction format for this instruction type. Label each field and show the size (in bits) of each field. Be sure to label any unused bits.

(b) (5 points) If the above format is used for pc-relative branches, what is the range of branch targets? Express your answer as the number of instructions before and after the PC where the branch can go (for example, "from PC-400 to PC+200 instructions")

1. Explain your addressing mode, specifically how you use the immediate field to calculate the branch target.

(This problem continues on the next page...)

(c) (5 points) Consider the pseudo-instruction la that loads large immediate values (addresses that are 12-bits in size) into a register. How should la be implemented? Remember, you are the designer – you may use instructions with the format above or design new instruction formats.

(d) (5 points) Justify your design; state *both* the major advantages and the major disadvantages of your design (more than one of each). **Problem 4**. (25 points) Below is python code for a small program. Based on the code, answer the following questions and then complete the missing portions of the procedure below, adhering to the RISC-V procedure call conventions. Do **NOT** optimize or change the logic of this code.

```
def calc_value(A):
    x = A + 7
    y = adjust(x)
    z = y + 3
    z = modify(z, 3)
    result = x - z
    return (result)
```

You can assume that both adjust and modify are procedures that exist (you do not need to write them), and these procedures follow the RISC-V calling conventions. Assume all local variables (e.g. x and y) are only stored in registers and not in main memory.

calc\_value:

jal ra, adjust ;call to adjust

jal ra, modify ;call to modify

jalr x0, O(ra)

- **Problem 5.** You are the lead designer for a real-time 32-bits RISC-V processor. Your customer has demanded that the execution time of the benchmark program should not be longer than 5  $\mu$  seconds.
  - (a) (5 points) Your customer has provided you with a sample set of benchmarks that they wish to run on your processor. After some calculations, your team collects the following data from the benchmark suite. Calculate the average CPI for your processor.

Instruction Type	CPI	Count
mem	10	400
branch	3	50
arithmetic	7	200
logical	3	60
jump	1	40

(b) (5 points) What is the minimum clock frequency (remember,  $frequency = \frac{1}{cycle\ time}$ ) that your processor must run at in order to meet the customer's requirements?

question continues on next page...

(c) (5 points) Your team noticed that a large portion of the benchmark program is made up of memory operations, and thus they have suggested adding a few complex instructions that can read and write from memory in one instruction. After some analysis, this leads to reducing the number of memory instructions by 25%. However, memory instructions now take 12 cycles to execute. What is the new average CPI?

(d) (5 points) Assuming you keep the processor running at the same minimum frequency calculated earlier, will the new design still meet the clients requirements? Show your work to support your answer.

## RISC-V

## **Reference Data**

	_	
V32	I BASE INTEGER I	STRUCTIONS, in alphabetical order

RV321 BA	SE INTE	GER INSTRUCTIONS, in al	phabetical order	
MNEMO	NIC FM1	I NAME	DESCRIPTION (in Verilog)	NOTE
add	R	ADD	R[rd] = R[rs1] + R[rs2]	
addi	I	ADD Immediate	R[rd] = R[rs1] + imm	
and	R	AND	R[rd] = R[rs1] & R[rs2]	
andi	I	AND Immediate	R[rd] = R[rs1] & imm	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + {imm, 12'b0}$	
beq	SB	Branch EQual	if(R[rs1]==R[rs2) PC=PC+{imm,1b'0}	
bge	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}	
bgeu	SB	$Branch \geq Unsigned$	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}	2)
blt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}&lt;/td"><td></td></r[rs2)>	
bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}&lt;/td"><td>2)</td></r[rs2)>	2)
bne	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	,
csrrc	Ι	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$	
csrrci	Ι	Cont./Stat.RegRead&Clear Imm	$R[rd] = CSR;CSR = CSR \& \sim imm$	
csrrs	I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR   R[rs1]	
csrrsi	Ι	Cont./Stat.RegRead&Set Imm	R[rd] = CSR; CSR = CSR   imm	
csrrw	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]	
csrrwi	Ι	Cont./Stat.Reg Read&Write Imm	R[rd] = CSR; CSR = imm	
ebreak	Ι	Environment BREAK	Transfer control to debugger	
ecall	Ι	Environment CALL	Transfer control to operating system	
fence	Ι	Synch thread	Synchronizes threads	
fence.i	Ι	Synch Instr & Data	Synchronizes writes to instruction stream	
jal	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + {imm, 1b'0}$	
jalr	Ι	Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm	
lb	Ι	Load Byte	R[rd] = {24'bM[](7).M[R[rs1]+imm](7:0)}	3) 4)
lbu	Ι	Load Byte Unsigned	$R[rd] = \{24'b0, M[R[rs1]+imm](7:0)\}$	-)
lh	I	Load Halfword	R[rd] =	
			{16'bM[](15),M[R[rs1]+imm](15:0)}	
lhu	Ι	Load Halfword Unsigned	$R[rd] = \{16'b0, M[R[rs1]+imm](15:0)\}$	4)
lui	U	Load Upper Immediate	$R[rd] = \{imm, 12'b0\}$	,
lw	Ι	Load Word	$R[rd] = {M[R[rs1]+imm](31:0)}$	
or	R	OR	R[rd] = R[rs1]   R[rs2]	1
ori	I	OR Immediate	R[rd] = R[rs1]   imm	4)
sb	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)	
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)	
sll	R	Shift Left	R[rd] = R[rs1] << R[rs2]	
slli	I	Shift Left Immediate	$R[rd] = R[rs1] \ll imm$	
slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
slti	I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltiu	I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
sra	R	Shift Right Arithmetic	R[rd] = R[rs1] >> R[rs2]	2)
srai	I	Shift Right Arith Imm	R[rd] = R[rs1] >> imm	2)
srl	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	2) 5)
srli	I	Shift Right Immediate	R[rd] = R[rs1] >> imm	5)
sub,subw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	5)
SW	S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)	
xor	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$	
xori	Ι	XOR Immediate	$R[rd] = R[rs1] \wedge imm$	
Notes: 1)	Operation	1 assumes unsigned integers (in	stead of 2's complement)	

2)

Comparison assumes unsigned integers (instead of 2's complement) The least significant bit of the branch address in jalr is set to 0 (signed) Load instructions extend the sign bit of data to fill the 32-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift *ś*)

4)

5) Multiply with one operand signed and one unsigned

The Single version does a single-precision operation using the rightmost 32 bits of a 64-6) bit F register

- 7) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, denorm, ...)
- 8) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

## ARITHMETIC CORE INSTRUCTION SET

<b>RV64M Multiply Extens</b>	sion			
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
mul	R	MULtiply	R[rd] = (R[rs1] * R[rs2])(63:0)	
mulh	R	MULtiply High	R[rd] = (R[rs1] * R[rs2])(127:64)	
mulhsu	R	MULtiply High Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	2)
mulhu	R	MULtiply upper Half Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	6)
div	R	DIVide	R[rd] = (R[rs1] / R[rs2])	
divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)
rem	R	REMainder	R[rd] = (R[rs1] % R[rs2])	
remu	R	REMainder Unsigned	R[rd] = (R[rs1] % R[rs2])	2)
<b>RV64F and RV64D Floa</b>	ting-	Point Extensions		
fld,flw	Ι	Load (Word)	F[rd] = M[R[rs1]+imm]	
fsd,fsw	S	Store (Word)	M[R[rs1]+imm] = F[rd]	
fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]	7)
fsub.s,fsub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]	7)
fmul.s,fmul.d	R	MULtiply	F[rd] = F[rs1] * F[rs2]	7)
fdiv.s,fdiv.d	R	DIVide	F[rd] = F[rs1] / F[rs2]	7)
fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqrt(F[rs1])	7)
fmadd.s,fmadd.d	R	Multiply-ADD	F[rd] = F[rs1] * F[rs2] + F[rs3]	7)
fmsub.s,fmsub.d	R	Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs3]	7)
fmnsub.s,fmnsub.d	R	Negative Multiply-ADD	F[rd] = -(F[rs1] * F[rs2] - F[rs3])	7)
fmnadd.s,fmnadd.d	R	Negative Multiply-SUBtract	F[rd] = -(F[rs1] * F[rs2] + F[rs3])	7)
fsgnj.s,fsgnj.d	R	SiGN source	F[rd] = { F[rs2]<63>,F[rs1]<62:0>}	7)
fsgnjn.s,fsgnjn.d	R	Negative SiGN source	F[rd] = { (~F[rs2]<63>), F[rs1]<62:0>}	7)
fsgnjx.s,fsgnjx.d	R	Xor SiGN source	F[rd] = {F[rs2]<63>^F[rs1]<63>, F[rs1]<62:0>}	7)
fmin.s,fmin.d	R	MINimum	F[rd] = (F[rs1] < F[rs2]) ? F[rs1] : F[rs2]	7)
fmax.s,fmax.d	R	MAXimum	F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]	7)
feq.s,feq.d	R	Compare Float EQual	R[rd] = (F[rs1] = F[rs2]) ? 1 : 0	7)
flt.s,flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]) ? 1 : 0	7)
fle.s,fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$	7)
fclass.s,fclass.d	R	Classify Type	R[rd] = class(F[rs1])	7,8)
fmv.s.x,fmv.d.x	R	Move from Integer	F[rd] = R[rs1]	7)
fmv.x.s,fmv.x.d	R	Move to Integer	$\mathbf{R}[\mathbf{rd}] = \mathbf{F}[\mathbf{rs1}]$	7)
fcvt.d.s	R	Convert from SP to DP	F[rd] = single(F[rs1])	
fcvt.s.d	R	Convert from DP to SP	F[rd] = double(F[rs1])	
fcvt.s.w,fcvt.d.w	R	Convert from 32b Integer	F[rd] = float(R[rs1](31:0))	7)
fcvt.s.l,fcvt.d.l	R	Convert from 64b Integer	F[rd] = float(R[rs1](63:0))	7)
fcvt.s.wu,fcvt.d.wu	R	Convert from 32b Int	F[rd] = float(R[rs1](31:0))	2,7)
fcvt.s.lu,fcvt.d.lu	R	Convert from 64b Int	F[rd] = float(R[rs1](63:0))	2,7)
fcvt.w.s,fcvt.w.d	R	Convert to 32b Integer	R[rd](31:0) = integer(F[rs1])	7)
fcvt.l.s,fcvt.l.d	R	Convert to 64b Integer	R[rd](63:0) = integer(F[rs1])	7)
fcvt.wu.s,fcvt.wu.d	R	Convert to 32b Int Unsigned	R[rd](31:0) = integer(F[rs1])	2,7)
fcvt.lu.s,fcvt.lu.d	R	Convert to 64b Int Unsigned	R[rd](63:0) = integer(F[rs1])	2,7)
RV64A Atomic Extensi	on			
amoadd.w,amoadd.d	R	ADD	R[rd] = M[R[rs1]], M[P[rs1]] = M[P[rs1]] + P[rs2]	9)
amoand.w,amoand.d	R	AND	R[rd] = M[R[rs1]] + R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2]	9)
amomax.w,amomax.d	R	MAXimum	R[rd] = M[R[rs1]], if $(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]$	9)
amomaxu.w, amomaxu.d	R	MAXimum Unsigned	R[rd] = M[R[rs1]], if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]	2,9)
amomin.w, amomin.d	R	MINimum	R[rd] = M[R[rs1]], if $(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]$ R[rd] = M[R[rs1]]	9) 2 0)
amoor, w. amoor. d	R	OR	R[rd] = M[R[rs1]], if $(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]$ R[rd] = M[R[rs1]].	2,9)
amoor , amoor . a	K		M[R[rs1]] = M[R[rs1]]   R[rs2]	9)
amoswap.w,amoswap.d	R	SWAP	R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]	9)
amoxor.w,amoxor.d	R	Load Reserved	к[raj = M[K[rs1]], M[R[rs1]] = M[R[rs1]] ^ R[rs2] R[rd] = M[R[rs1]].	9)
sc.w,sc.d	R	Store	reservation on M[R[rs1]] if reserved, M[R[rs1]] = R[rs2],	
		Conditional	R[rd] = 0; else $R[rd] = 1$	

## CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7		rs2 rs1		funct3		rc	i	Opco	ode				
I	imm[11:0]				rs1 funct3		rd		Opco	ode				
s		imm[11::	5]		rs	s2	r	s1	fur	ict3	imm	4:0]	opco	ode
SB	imm[12 10:5]		rs	s2	r	rs1 funct3		ict3	imm[4	:1 11]	opco	ode		
U	imm[31:12]						ro	i	opco	ode				
UJ	imm[20 10:1 11 19:12]						rc	ł	opco	ode				

2

#### **PSEUDO INSTRUCTIONS**

CSRRC

CSRRWI

CSRRSI

CSRRCI

MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	if(R[rs1]==0) PC=PC+{imm,1b'0}	beq
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s,fneg.d	FP negate	$\mathbf{F}[\mathbf{rd}] = -\mathbf{F}[\mathbf{rs1}]$	fsgnjn
j	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	$R[rd] = \sim R[rs1]$	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set ≠ zero	R[rd] = (R[rs1]!= 0) ? 1 : 0	sltu

### OPCODES IN NUMERICAL OPDER BY OPCODE

OFCODES IN	NUME	MCAL ORDE	K BI UFCU	DE	
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMN	A HEXADECIMAL
lb	I	0000011	000		03/0
lh	I	0000011	001		03/1
lw	Ι	0000011	010		03/2
lbu	I	0000011	100		03/4
lhu	î	0000011	101		03/5
	1	0000011			0070
fence	т	0001111	000		0F/0
fence i	Ť	0001111	001		0F/1
addi	T	0010011	000		12/0
alli	1	0010011	000	000000	12/1/00
5111	1	0010011	001	000000	13/1/00
SILL	1	0010011	010		13/2
sltiu	1	0010011	011		13/3
xori	I	0010011	100		13/4
srli	I	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
SW	ŝ	0100011	010		23/2
	~				
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu	D	0110011	011	0000000	33/3/00
VOT	D	0110011	100	0000000	33/4/00
anl	R	0110011	100	0000000	33/4/00
SIL	R	0110011	101	0000000	33/5/00
sra	ĸ	0110011	101	0100000	33/5/20
or	R	0110011	110	000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	I	1100111	000		67/0
jal	Ū	1101111			6F
ecall	I	1110011	000	000000000000	73/0/000
ebreak	î	1110011	000	000000000001	73/0/001
CSRRW	Ť	1110011	001		73/1
CSRRS	Ť	1110011	010		73/2

1110011

1110011

1110011

1110011

I

I

I

I

011

101

110

111

#### **REGISTER NAME, USE, CALLING CONVENTION**

3

REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	sl	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

4

STACK FRAME

# **IEEE 754 FLOATING-POINT STANDARD** $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE Half-, Single-, Double-, and Quad-Precision Formats:



MEMORY ALLOCATION



#### SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000 <sup>1</sup>	Kilo-	K	2 <sup>10</sup>	Kibi-	Ki
1000 <sup>2</sup>	Mega-	М	2 <sup>20</sup>	Mebi-	Mi
1000 <sup>3</sup>	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
10004	Tera-	Т	2 <sup>40</sup>	Tebi-	Ti
10005	Peta-	Р	2 <sup>50</sup>	Pebi-	Pi
1000 <sup>6</sup>	Exa-	E	2 <sup>60</sup>	Exbi-	Ei
10007	Zetta-	Z	270	Zebi-	Zi
1000 <sup>8</sup>	Yotta-	Y	2 <sup>80</sup>	Yobi-	Yi
10009	Ronna-	R	290	Robi-	Ri
1000 10	Quecca-	Q	2100	Quebi-	Qi
1000-1	milli-	m	1000-5	femto-	f
1000 <sup>-2</sup>	micro-	μ	1000-6	atto-	a
1000-3	nano-	n	1000-7	zepto-	z
1000-4	pico-	р	1000-8	yocto-	у
			1000-9	ronto-	r
			1000-10	quecto-	q

73/3

73/5

73/6

73/7