
Name:	Section:
Name:	Section:
Name:	Section:

Practical 07

Read and perform the practical guide. Answer the questions after you have completed the practical. **Be sure to keep the formatting of 1-2 questions per page.**

Here is the pipelined datapath for your reference:



[4] (Need) What values need to be stored in the registers in each buffer file to support R types? Be sure to include both data values and control signals. Fill out the table below. Fill this out before you implement Processor.v.

Buffer	Name	Bits	Use
IF/ID	inst	32	To be decoded into control signals, register values, funct3/funct7.
ID/EX			
EX/MEM			
MEM/WB			

[4] (Need) What <u>additional</u> registers are needed in each buffer file to support I types? Be sure to include both data values and control signals. Fill out the table below. Fill this out <u>before</u> you implement Processor.v.

Buffer	Name	Bits	Use	
IF/ID	N/A	N/A	N/A	
ID/EX				
EX/MEM				
MEM/WB				

Iteration) What registers, if any, were missing from the table above after you impleres in Processor . v? Why are these additions necessary?			lement	

4] (Correctness) What instructions did you decide to test for the test_I_type_nohaz task n the testbench to substantially check the correctness for I types?					
				heck any opcode, f	
				ECK_PIPE_STAGES ot did you include	

[4] (Correctness) Were there any differences in approach between writing a testbench for a pipelined processor compared to a single-cycle processor? What were the differences in approach, thinking process, and/or strategy?

[4] (Need) What <u>additional</u> values needed to be stored in the registers in each buffer file to support 1w and sw? Be sure to include both data values and control signals. Fill out the table below. Fill this out <u>before</u> you implement <u>Processor</u>.v.

Buffer	Name	Bits	Use	
IF/ID				
ID/EX				
EX/MEM				
MEM/WB				

d sw in Processor.v? Why are these additions necessary?					

[4] (Correctness) What additional instructions would you add to the test_mem_type_nohaz task in the testbench to further build confidence on your processor's correctness? Why did you select these instructions to add? You do not have to add these into the testbench (you can f you'd like). If there are no additional instructions you foresee adding to the testbench, explain why the testbench provided to you already substantially tests mem types.	
	•

[4] (Need) What <u>additional</u> values needed to be stored in the registers in each buffer file to support U types? Be sure to include both data values and control signals. Fill out the table below. Fill this out <u>before</u> you implement Processor.v.

Buffer	Name	Bits	Use	
IF/ID				
ID/EX				
EX/MEM				
MEM/WB				

cle t scri	rformance) Assume the cycle time of your single cycle processor is 8ns, assume the time of your pipelined processor is 2ns. Assume there are no hazards in the code bed below.
1.	How long would each processor take to execute a program that is only 1 instruction long? Report your answer both in number of cycles and number of seconds.
2.	How long would each processor take to execute a program that is 100 instructions long? Report your answer both in number of cycles and number of seconds.
2.	
2.	

4] (Iteration) Describe one error you uncovered during your implementation process and steps you took to resolve this error in your datapath.						
	ne biggest cha vords or less.		olementing and	d testing your	base pipeline p	rocesso
ptaiii iii 100 v						
otam m 100 v						
otam in 100 v						
otani in 100 v						
Jean III 100 v						
ptam m 100 v						
рканг на 100 у						
ptain in 100 v						
ptam m 100 v						

0] What is the single biggest thing you learned from designing and implementing a pipelir ocessor? Explain in 100 words or less.								
								he
								he
								he
								he
								he
								he
								he
								he
								he
								he
								he
								he
								h•
								he
								h•
								h
								hu-
What is the signment. Ch								h.
								h