ECE 333: Digital Systems
Fall Quarter 2003

Instructor: Tina Hudson
E-mail address: tina.hudson@rose-hulman.edu
Phone number: Office: 872-6028
Home: 877-4394 (only between 8am to 8pm please)

Meeting Times:
Class: M, T, Th 3:25-4:15
Lab: W 10:50 – 1:30


Prerequisites:
ECE130: Introduction to Logic Design
ECE200: Circuits and Systems
ECE250: Electronic Device Modeling

Lab Tools:
Cadence Design Suite (available on Tibia)
Xilinx Web Pack (available on the lab computers)
IspLever (available on the lab computers)

Office Hours: I will be on campus from 11:30 - 4:30 M,T,Th,F and from 10:30-3:30 on Wed. On the following dates, I will also have a 5th hour class (Sept 4, Oct 7, 9, 13, 14, and Nov 13). If I am not in class, you should be able to find me in my office or the lab during these times unless I am in a committee meeting. I do prefer to use the hour before class to prep for class, so please use this time only if no other time works for you. Otherwise, feel free to call me at home between 8am to 8pm or send me email.

Course Description
This course is intended to provide you with the experience of building digital systems with time-to-market as a primary component. ECE130 provided you with the building blocks of digital systems. In todays industry, large systems are never implemented using discrete components. They are typically designed by one of two methods: either an integrated circuit is designed [subject of the VLSI course(ECE551)] or an existing integrated circuit that may be programmed is used [a programmable logic device (PLD)]. This course will focus on designing digital systems by programming PLD’s using the hardware description language Verilog. Once you have a basic understanding of the Verilog hardware description language, we will then turn our focus to the analog nature of digital circuits. While ECE130 treated the output of all digital components as 1’s and 0’s, all clocks as perfect square waves, and all gates as having no delay, this course will address the fact that all digital gates are made out of analog transistors. The analog characteristics of the gates limit the maximum speed of the circuit, effect how many gates can be connected together, and cause noise to be induced from one circuit to another.
It is in conquering these analog realities that state of the art, high speed, low noise designs are created. We will wrap up the quarter spending a little more time discussing other PLD’s not covered in the lab.

In conjunction with the course material, we will have an accompanying lab where you will learn how to program two different kinds of PLD’s to implement small digital systems. In addition, you will have an individual project where you will implement a significant digital system using a field programmable array (FPGA) board that contains a PLD and additional hardware, such as seven-segment displays, I/O ports, etc.

**Course Objectives**

By the end of this course, I expect that you will be able to:

- Design the combinational and sequential logic for digital systems from a problem statement
- Write Verilog code describing combinational and sequential systems
- Write a testbench for a digital system using Verilog
- Successfully program GAL and FPGA chips
- Design basic CMOS logic structures using transistors
- Calculate the AC and DC characteristics of a logic gate
- Design a circuit that will control a given I/O port at a required speed
- Design circuits that minimize crosstalk, interference, and transmission line effects.

**General Policies**

**Homework:** Homework assignments will be assigned weekly, except on exam weeks. Late homework will only be accepted with a penalty, unless prior arrangements have been made. If solutions have been posted, assignments will be returned ungraded. I must be able to follow your work easily. Your grade is not just a function of knowing the material, but also in being able to communicate it clearly. Sketches, schematics, and plots must be neat and labeled clearly.

**Laboratory:** The laboratory will be held in B200. Lab is a group effort, and therefore labs grades will be assigned to the entire group. Each partner must obtain a lab notebook. The lab notebook is to be a running record of your work in lab, including the assigned “prelab” activities. Do the prelab work in your lab notebook. Submit a copy of your prelab notebook pages at the beginning of the class period the day before lab. Rotate the duties for maintaining the lab notebook each lab period. Lab notebooks for a given lab will be collected at the beginning of the following lab period. Missed lab work MUST be made up regardless of the reason the lab was missed. A late penalty of 10% grade reduction per day will apply unless previous arrangement for absence have been made. The instructor has the option to reorganize the lab groups.

The lab notebook is meant to contain more than your final design. Many designs go through iterations. Please keep all iterations of a design in your lab notebook. Sometimes, when you get to lab, you find that a previous iteration may have been a better solution, and you wish you had that design with you. If you write everything in your lab notebook, you will have everything that you need. The lab notebook is
also meant to be a detailed account of your testing. Be sure to write down ALL pertinent information in your testing procedure so that another student could reproduce the experiment by merely reading your lab notebook. Make sure that all schematic, diagrams and graphs are clearly labeled. Both axes should be labeled, and if you have multiple waveforms on a single graph, you should clearly indicate what each output is so that it is consistent with your schematic. The lab reports are meant to make you think about the material that you have been learning. I want you to report not just what you observed, but explain why you think the observations occurred. Thought process is more important than a single “right” answer.

**Exams:** There will be three quarter exams. The third quarter exam will administered during the final exam period. However, this exam will not be cumulative and will count equally with the two exams given during the quarter. The exact dates for these exams are given on the course outline. You must talk with me BEFORE the exam if you have a conflict so that suitable arrangements can be made. Exams missed due to an unexcused absence cannot be made up.

**Grading Policy:**

- Homework: 10%
- Prelabs: 5%
- Lab notebooks: 10%
- Exams (3): 20% each
- Design Project: 15%

The cumulative exam score must be at a passing level (i.e. $\geq 60\%$) in order to pass the course.

All lab work (prelabs, lab notebooks, and design project report) must be submitted in order to pass the course.