RHIT Homepage

Course Home
Home Instructor Calendar Handouts Problems Labs Communication


Required Textbook: Stephen Brown and Zvonko Vranesic, “Fundamentals of Digital Logic with Verilog Design”, McGraw-Hill Companies, Inc., second edition, 2007.

 References (recommended books)

John F. Wakerly “Digital Design Principles and Practices” 4th Edition Updated, Prentice-Hall, 2006.

Michael D. Ciletti “Advanced Digital Design with the Verilog HDL”, Pearson Education, Inc., Upper Saddle River, New Jersey 07458, 2003.

Janick Bergeron, “Writing testbenches-functional Verification of HDL Models”, second edition, Springer, 2003.


Prereq: ECE130-Introduction to Logic Design, 

ECE250-Electronic Device Modeling

Course Grading: 

Homework:                                10%

 Prelabs:                                       5%

Lab notebooks (lab reports):     10%

Exams (3):                           20 % each

Design Project :                            15%

In-class participation:                3% (extra points)

The cumulative score must be at a passing level (i.e>= 60%) in order to pass the course.

All lab works (prelabs, lab  notebooks), design project  and 60% of all Hws must be submitted in order to pass the course.





 Course description:

This course is intended to provide you with the experience of building digital systems with time-to-market as a primary component. ECE130 provided you with the  basic building blocks of digital systems. In today's industry, large systems are not implemented using discrete components. They are typically designed by one of two methods: either an integrated circuit is designed (subject of the VLSI courses) or an existing integrated circuit that may be programmed is used (programmable logic device =PLD).

 On the first part of the course  we will focus on designing combinational and sequential digital systems using the Hardware Description Language Verilog by programming PLDs.

Other important concepts related to digital design will be covered also, such as handshaking between FSM, impediments to synchronous design, data path and controller partition design.

    Course objectives:

 By the end of this course,  the students should be able to:

  •  Design the combinational and sequential logic for digital systems from a problem statement,
  • Write Verilog code describing combinational and sequential systems,
  • Write a testbench for combinational and sequential systems using Verilog,
  • Successfully  program PLDs
  • Design basic CMOS logic structures using transistors,
  • Calculate the AC and DC characteristics of  CMOS  logic  families,
  • Describes mechanisms by which CMOS gates dissipate power,
  • Design circuits that minimize transmission line effects  that influence signal integrity,

Homework procedures:

 Homework  will be assigned weekly. Late homework will not be accepted  unless arrangements have been made prior to deadline.  If solutions have been posted, assignments will be returned un-graded. Sketches, schematics and plots must be neat and labeled clearly.

Laboratory Procedures:

Labs are performed in groups of two students in  D115.  Lab is a group effort and therefore labs grades will be assigned to the entire group. Each partner must obtain a lab notebook. The lab notebook  is to be a running record of your work in the lab, including the assigned “prelab” activities.

 Missed labwork must be made regardless of the reason the lab was missed.  A late penalty of 10% - grade reduction per day will apply unless previous arrangement for absence have been made. The instructor has the option to reorganize the lab groups.

In class  participation

Please come to class prepared! If you keep up with the course assigned-reading, weekly home-works and laboratory assignments you will be in an excellent position for class participation and for grasping more complex concepts.  From time to time I will expect each student to participate in class by solving  different exercises, contributing within a group, or demonstrating a particular concept through in-class quizzes.






Last modified: Friday April 13, 2012