

ECE250-2 Final Exam (165 Points, Maximum)

Spring Quarter, May 25, 2010


Open Laptop Maple, 3 Pre-published Equation Sheets Attached, Closed book and notes

Name: _____

CM# _____


The first part of this exam (Problem 1 – 8) is objective (multiple choice and fill-in-the-blank). You need **not** show your work. You must circle **one answer only** on each multiple choice question. **1.5 points per answer.**

- 1) (10.5 points) In the audio signal switching circuit below, assume that the diode has $n = 1.5$ and reverse saturation current $I_s = 0.3 \text{ nA}$, and that capacitor C1 is a short circuit at the frequency of $v_{in}(t)$. Assume room temperature, with a thermal voltage of $V_T = 25.7 \text{ mV}$.



- a) Using the ideal diode equation (**not** the simpler 0.7 V piecewise linear model), find the **dc component** of the diode current “ I_d ” when the dc control voltage $V_C = 1 \text{ V}$. Note that there are TWO capacitors in this circuit: C1 and C2.
- (a) 30.83 μA (b) 47.92 μA (c) 52.33 μA (d) 78.92 μA (e) 101.28 μA
- b) Find the ac small-signal resistance of the diode “ r_d ” when $V_C = 1 \text{ V}$.
- (a) 385.07 Ω (b) 745.3 Ω (c) 494.1 Ω (d) 813.8 Ω (e) 1250 Ω
- c) Find the ac gain $A_v = v_o/v_{in}$ when the dc control voltage $V_C = 1 \text{ V}$. Assume capacitors C1 and C2 exhibit negligible impedance at the signal frequency.
- (a) 0 (b) 0.137 (c) 0.391 (d) 0.472 (e) 0.678 (f) 0.750
- d) Find the ac gain $A_v = v_o/v_{in}$ when the dc control voltage $V_C = 0 \text{ V}$.
- (a) 0 (b) 0.137 (c) 0.391 (d) 0.472 (e) 0.678 (f) 0.750
- e) Find the magnitude of the steady-state dc voltage across capacitor C1 when the control voltage $V_C = 1 \text{ V}$.
- (a) 0 V (b) 0.137 V (c) 0.259 V (d) 0.370 V (e) 0.539 V (f) 0.652 V (g) 0.75 V
- f) In ORCAD PSPICE, a resistor is assigned a value of “10M”. The value of this resistor is
- (a) 10×10^{-3} ohms (b) 10 ohms (the “M” does not matter) (c) 10×10^6 ohms.
- g) In a ORCAD PSPICE simulation schematic diagram, which of the following is **NOT** a valid way of specifying the value of a 1 k Ω resistor:
- (a) 1000 (b) 1k (c) 1kOhm (d) 1000ohms (e) 1k Ohm

- 2) (9 pts) Tunnel diodes exploit a strange quantum phenomenon called *resonant tunneling* to provide interesting forward-bias characteristics. When a small forward-bias voltage is applied across a tunnel diode, it begins to conduct current. As the voltage is increased, the current increases and reaches a peak value called the *peak current* (I_P). If the voltage is increased a little more, the current actually begins to *decrease* until it reaches a low point called the *valley current* (I_V). If the voltage is increased further yet, the current begins to increase again, this time without decreasing into another "valley." The current/voltage plot for a typical tunnel diode is shown in the following illustration:



Find three possible solutions for diode voltage and current (within reasonable limits of graphical accuracy) if this tunnel diode is forward biased by connecting it *in series* with a 1.0 V dc source and a 200 ohm resistor.


Solution 1: $V_d =$ _____ $I_d =$ _____

Solution 2: $V_d =$ _____ $I_d =$ _____

Solution 3: $V_d =$ _____ $I_d =$ _____


- 3) (13.5 pts) A **full-wave** diode bridge rectifier is made from four identical diodes, each modeled with a forward voltage drop $V_f = 0.7 \text{ V}$; a capacitor; and a 120 Vrms, 60 Hz step-down ac transformer. The circuit must deliver 25 Vdc across a 50-ohm load with less than 0.25 V peak-to-peak ripple. Assume the power source is to be connected to a standard 120Vrms, 60 Hz power line.
- What should the **RMS** voltage (**not the peak voltage or peak-to-peak voltage**) be at the secondary winding (output) of the ac transformer?
 (a) 12.4 Vrms (b) 14.6 Vrms (c) 18.8 Vrms (d) 20.0 Vrms (e) 20.7 Vrms (f) 26.5 Vrms
 - What is the approximate minimum acceptable value of the capacitor?
 (a) 8.3 mF (b) 6.4 mF (c) 4.1 mF (d) 2.5 mF (e) 16.7 mF (f) 200 mF
 - What is the approximate average (dc) load current that flows through the 50 ohm load?
 (a) 100 mA (b) 200 mA (c) 300 mA (d) 400 mA (e) 500 mA (f) 0
 - What is the approximate average (dc) current that flows through any one of the four diodes?
 (a) 100 mA (b) 200 mA (c) 250 mA (d) 400 mA (e) 500 mA (f) 0
 - What minimum peak inverse voltage (PIV), or peak reverse-bias voltage, must be withstood by any one of the diodes? (Circle the closest answer.)
 (a) 12.5 V (b) 25 V (c) 25.8 V (d) 26.4 V (e) 1.4 V (f) 50 V (g) 51.4 V (h) 0 V
 - What is the frequency of the ripple voltage?
 (a) 0 Hz (b) 60 Hz (c) 120 Hz
 - If the 4-diode full-wave bridge rectifier in the design above is replaced by a single-diode, half-wave rectifier that still delivers about 25.0 Vdc across the 50 ohm load resistor, the capacitor value must be approximately ? to obtain approximately the same ripple voltage at the output.
 (a) doubled (b) halved (c) quartered (d) left the same
 - For the half-wave rectifier of Part G, what is the frequency of the ripple voltage?
 (a) 0 Hz (b) 60 Hz (c) 120 Hz
 - For the half-wave rectifier of Part G, the average current through the diode (compared to the average current through any one of the diodes in the original full-wave diode bridge rectifier circuit) is approximately
 (a) doubled (b) halved (c) quartered (d) left the same

- 4) (10.5 pts) An NPN BJT with a $\beta = 75$, $V_{cesat} = 0.1 \text{ V}$, $V_{beon} = 0.70 \text{ V}$ is used to switch a high current, 8-volt load, modeled by load resistor “ R_{load} ”, on and off using a relatively low-current 0V / 5V controlling source such as a digital logic signal generated by a microcontroller. (Note that even though we are modeling the load as the resistor R_{load} , it might actually be a high power device like a light bulb, a motor, or a heating element.)




- a) How small can the load resistor (R_{load}) be, and still be switched fully on ($V_{load} = 7.9 \text{ V}$) and off ($V_{load} = 0 \text{ V}$) by this circuit, assuming that the control voltage $V_{control}$ switches between 5 V (load on) and 0 V (load off)?
 (a) 24.5 Ω (b) 33.5 Ω (c) 73.8 Ω (d) 89.7 Ω (e) 138.4 Ω
- b) What current must the control voltage source “ $V_{control}$ ” be capable of sourcing when $V_c = 5 \text{ V}$?
 (a) 2.15 mA (b) 3.15 mA (c) 4.3 mA (d) 5.15 mA (e) 0
- c) If $R_L = 50 \text{ ohms}$ and $V_{control} = 0 \text{ V}$, how much power is consumed in (delivered to) R_L ?
 (a) 0 W (b) 15.8 mW (c) 0.305 W (d) 0.475 W (d) 0.708 W (e) 1.25 W
- d) If $R_L = 50 \text{ ohms}$ and $V_{control} = 5 \text{ V}$, how much power is consumed in (delivered to) R_L ?
 (a) 0 W (b) 15.8 mW (c) 0.305 W (d) 0.475 W (d) 0.708 W (e) 1.25 W
- e) If $R_L = 50 \text{ ohms}$, and if $V_{control} = 5 \text{ V}$, how much power is dissipated as heat in Q_1 ? (You may ignore the base current in this calculation, that is, assume $P_{BJT} = V_{ce} \cdot I_c$.)
 (a) 0 W (b) 15.8 mW (c) 0.305 W (d) 0.475 W (d) 0.708 W (e) 1.25 W
- f) If $R_L = 50 \text{ ohms}$ and $V_{control} = 2 \text{ V}$ (this represents an undesirable condition, where the controlling source V_c has *not* delivered a high enough voltage to drive the BJT into saturation), how much power is delivered to the load resistor, R_L ?
 (a) 0 W (b) 15.8 mW (c) 0.305 W (d) 0.475 W (d) 0.708 W (e) 1.25 W
- g) If $R_L = 50 \text{ ohms}$, and if $V_{control} = 2 \text{ V}$, how much power is dissipated as heat in Q_1 ? (You may ignore the base current in this calculation, that is, assume $P_{BJT} = V_{ce} \cdot I_c$.) This is obviously an undesirable condition!
 (a) 0 W (b) 15.8 mW (c) 0.305 W (d) 0.475 W (d) 0.708 W (e) 1.25 W

5) (6 pts) Consider the PNP BJT circuit below. Assume that β is 75.



- a) V_{EC} = (a) 14.92 V (b) 15.05 V (c) 15.15 V (d) 15.23 V (e) 15.37 V
- b) If the PNP BJT's β value is increased from 75 to *infinity*,
The infinite β assumption implies that ___(i)___ and also that ___(ii)___.
- (i) (a) $I_b = 0$ (b) $I_c = 0$ (c) $I_e = 0$
- (ii) (a) $I_b = I_e$ (b) $I_b = I_c$ (c) $I_e = I_c$
- c) Recalculate V_{EC} assuming that $\beta = \text{infinity}$.
 V_{EC} = (a) 14.92 V (b) 15.05 V (c) 15.15 V (d) 15.23 V (e) 15.37 V
- 6) (6 pts) Consider the circuit below, where the NPN BJT Q1 has $\beta = \text{infinity}$, $V_{beon} = 0.7$ V, and $V_{csat} = 0.1$ V. The PNP BJT Q2 has $\beta = \text{infinity}$, $V_{beon} = 0.7$ V, and $V_{csat} = 0.1$ V.




Assuming that both BJTs exhibit *infinite* β ,

- a) V_{ce1} = (a) 3.83 V (b) 6.05 V (b) 6.92 V (c) 7.5 V (d) 8.80V (e) 12.45 V (f) 18.5 V
- b) V_{ec2} = (a) 3.83 V (b) 6.05 V (b) 6.92 V (c) 7.5 V (d) 8.80V (e) 12.45 V (f) 18.5 V

Now repeat the analysis assuming both BJTs have $\beta = 75$, rather than infinite β .


- c) V_{ce1} = (a) 3.83 V (b) 6.05 V (b) 6.92 V (c) 7.5 V (d) 8.80V (e) 12.40 V (f) 18.75 V
- d) V_{ec2} = (a) 3.83 V (b) 6.05 V (b) 6.92 V (c) 7.5 V (d) 8.80V (e) 12.40 V (f) 18.75 V

- 7) (16.5 points) Given the NPN BJT circuit below where the BJT has the following parameters:
 $V_{be_{ON}} = 0.7 \text{ V}$, $\beta = 75$, $V_A = 50 \text{ V}$, and $V_{ce_{SAT}} = 0.1 \text{ V}$, $n = 1$, $V_T = 25.7 \text{ mV}$



- a) Find the Q-point of the BJT: V_{ceq} and I_{cq} . (Ignore V_A when performing this DC analysis.)
- $V_{ceq} =$ (a) 1.36 V (b) 2.95 V (c) 2.72 V (d) 3.45 V (e) 5.69 V
 - $I_{cq} =$ (a) 3.5 mA (b) 7.5 mA (c) 9.25 mA (d) 12.5 mA (e) 14.25 mA
- b) Find the BJT small-signal ac model parameters: r_π and r_o
- $r_\pi =$ (a) 255.7 Ω (b) 257 Ω (c) 287 Ω (d) 6.666 k Ω (e) 9.784 k Ω
 - $r_o =$ (a) 255.7 Ω (b) 257 Ω (c) 287 Ω (d) 6.666 k Ω (e) 9.784 k Ω
- c) Find the general voltage amplifier model parameters: A_{vo} , R_{in} , R_{out} (R_L removed)
- $A_{vo} =$ (a) 0.875 (b) 0.954 (c) -56.67 (d) -83.78 (e) -127.38
 - $R_{in} =$ (a) 255.7 Ω (b) 257 Ω (c) 287 Ω (d) 6.666 k Ω (e) 9.784 k Ω
 - $R_{out} =$ (a) 255.7 Ω (b) 257 Ω (c) 287 Ω (d) 6.666 k Ω (e) 9.784 k Ω
- d) The overall loaded voltage gain $A_v =$ (a) 0.875 (b) 0.954 (c) -56.67 (d) -83.78 (e) -127.38
- e) With ***RL present***, calculate how far V_{ce} may swing above V_{ceq} and also how far V_{ce} may swing below V_{ceq} . Then find the maximum symmetrical output voltage swing, assuming that for lower distortion, we require that $V_{cemin} = 0.5 \text{ V}$ and also $I_{cmin} = 0.5 \text{ mA}$. Remember to include the effects of the Early Voltage, V_A in your calculations.
- V_{ce} may swing $_\?_\$ above V_{ceq} (a) 1.36 V (b) 2.95 V (c) 2.72 V (d) 3.45 V (e) 5.7 V
 - V_{ce} may swing $_\?_\$ below V_{ceq} (a) 1.36 V (b) 2.95 V (c) 2.72 V (d) 3.45 V (e) 5.7 V
 - Maximum (peak-to-peak) symmetrical output voltage swing =
 (a) 1.36 Vpp (b) 2.95 Vpp (c) 2.72 Vpp (d) 3.45 Vpp (e) 5.7 Vpp (f) 5.9 Vpp


- 8) (9 pts) The NMOSFET in the circuit below has conduction parameter $K_n = 10 \text{ mA/V}^2$, and a threshold voltage $V_{tn} = 2 \text{ V}$. It is biased with a constant current source of 25 mA.



- a) Find the operating mode, drain voltage w.r.t. ground (V_d), and source voltage w.r.t. ground (V_s) of the NMOSFET:
- i) Operating mode: (a) ohmic (b) saturation (c) cut off
 - ii) V_d : (a) -3.58 V (b) -5 V (c) -6.636 V (d) -10.0 V (e) -10.89 V (f) 6 V (g) 15 V (h) 10 V
 - iii) V_s : (a) -3.58 V (b) -5 V (c) -6.636 V (d) -10.0 V (e) -10.89 V (f) 6 V (g) 15 V (h) 10 V
- b) Find the operating mode, V_d , and V_s of the NMOSFET if the constant current source in the circuit above is changed from 25 mA to 125 mA.
- i) Operating mode: (a) ohmic (b) saturation (c) cut off
 - ii) V_d : (a) -3.58 V (b) -5 V (c) -6.636 V (d) 4.5 V (e) 5.5 V (f) 6 V (g) 15 V (h) 10 V (i) 0 V
 - iii) V_s : (a) -3.58 V (b) -5 V (c) -6.636 V (d) 4.5 V (e) 5.5 V (f) 6 V (g) 15 V (h) 10 V (i) 0 V

9) (32 points) Common-Source Amplifier (FOR PROBLEMS 9 – 11, PLEASE SHOW YOUR WORK NEATLY AND COMPLETELY IN ORDER TO RECEIVE CREDIT)

Note: The NMOSFET parameters $K_N = 10 \text{ mA/V}^2$ and $V_{TN} = 2.0 \text{ V}$, and $\lambda = 0.01 \text{ V}^{-1}$.



- a) (8 pts) Find the quiescent (dc) values of V_{ds} , V_{gs} , and I_d ; assuming the MOSFET is in saturation mode. Then use your results to show that this assumption is correct. (As usual, ignore the effects of channel-length modulation (λ) in your dc calculations.)

$$V_{gsq} = \underline{\hspace{2cm}}$$

$$V_{dsq} = \underline{\hspace{2cm}}$$

$$I_{dq} = \underline{\hspace{2cm}}$$

Demonstration that NMOSFET is operating in saturation mode:

- b) (2 pts) Calculate the ac small-signal NMOSFET parameters r_o and g_m from your dc analysis results

$$g_m = \underline{\hspace{2cm}}$$

$$r_o = \underline{\hspace{2cm}}$$

- c) (8 pts) Assuming that C_1 , C_2 , and C_3 are all short circuits at the 1 kHz signal frequency, CAREFULLY construct the ac model of the NMOSFET amplifier circuit, and from this ac model, calculate the small-signal open-circuit voltage gain $A_{vo} = v_{out}/v_{in}$ with R_L removed, R_{in} , and R_{out} .

Small-Signal Model

$$A_{vo} = \underline{\hspace{2cm}}$$

$$R_{in} = \underline{\hspace{2cm}}$$

$$R_{out} = \underline{\hspace{2cm}}$$

- d) (4 pts) Draw the general ac amplifier model in the space below, showing R_{in} , R_{out} , and A_{vo} . Also include the source and load terminations. Then calculate the overall voltage gain, transducer voltage gain, and current gain.

$$A_v = v_{out}/v_g = \underline{\hspace{2cm}}$$


$$A_{vt} = v_{out}/v_{in} = \underline{\hspace{2cm}}$$

$$A_i = i_L/i_S = \underline{\hspace{2cm}}$$

- e) (10 pts) Calculate how far V_{ds} can swing above and below the Q-point value, V_{dsq} . Assume (as we did in class) that V_{ds} is allowed to swing between cutoff ($I_d = 0$) and the start of the ohmic region.

V_{ds} can swing _____ below V_{dsq}
 V_{ds} can swing _____ above V_{dsq}

10) (32 pts) Consider the “Common-Gate” amplifier below:



A. (10 pts) Note that this time the NMOSFET has $\lambda = 0$. Find the numerical values of V_{gsQ} , I_{dQ} , V_{dsQ} , V_{sQ} . From these results check to ensure the NMOSFET is saturated.

$$V_{gsQ} = \underline{\hspace{2cm}}$$

$$I_{dQ} = \underline{\hspace{2cm}}$$

$$V_{sQ} = \underline{\hspace{2cm}}$$

$$V_{dsQ} = \underline{\hspace{2cm}}$$

Check for Saturation:

B. (1 pts) Find the ac small-signal NMOSFET model parameter “gm”

$$g_m = \underline{\hspace{2cm}}$$

C. (15 pts) Draw the AC small-signal model carefully in the space below. As usual, assume that the coupling capacitors C1 and C2 act like short circuits at the signal frequency. Then, referring to the AC model drawn above, derive literal expressions for $A_{vo} = v_{out}/v_{in}$ with RL removed, R_{in} , and R_{out} (all three expressions should be in terms of g_m and R_d) in the space below.

Small-Signal AC Model

Derivation of Literal Expressions (in terms of g_m and R_d) for A_{vo} , R_{in} , R_{out}

D. (2 pts) Find numerical values for R_{in} , R_{out} , $A_{vo} = v_{out}/v_{in}$ (with RL removed of course)

$$R_{in} = \underline{\hspace{2cm}}$$

$$R_{out} = \underline{\hspace{2cm}}$$

$$A_{vo} = \underline{\hspace{2cm}}$$

E. (2 pts) Draw the general voltage amplifier model, clearly labeling R_{in} , R_{out} , and A_{vo} . Also draw the generator and source terminations.

F. (2 pts) Referring to the general voltage amplifier model drawn above, determine $A_v = v_{out}/v_s$ and $A_{vt} = v_{out}/v_{in}$

$$A_v = \underline{\hspace{2cm}}$$


$$A_{vt} = \underline{\hspace{2cm}}$$

11) (20 points) **Small-Signal AC Modelling**

Neatly and completely draw the “small-signal” ac model of this circuit in the space below. Express the ac parameters of the NMOSFETs *symbolically* in your ac model (g_{m1} , r_{o1} , g_{m2} , r_{o2}). **YOU NEED NOT dc analyze the circuit first to determine the numerical values of these ac model parameters.**

Be sure to label **vg**, **Rg**, **R1**, **R2**, **Rd1**, **Rs2**, **RL** and **vo** in your model. You may **ignore** the numerical values of the components that are specified. Also be sure to :

- (1) Label the terminals of NMOSFET “M1” (**G1**, **D1**, **S1**) and of M2 (**G2**, **D2**, **S2**)
- (2) Label the strength of each dependent current source (expressions involving g_{m1} , g_{m2} , etc.)
- (3) Label and show the polarities of the control voltages (**vgs1**, **vgs2**) for each dependent current source.



ECE250 Equation Sheet Test 1 April 1, 2010 (KEH)

Diode Equation: $I_d = I_s \cdot (e^{V_d/(nV_T)} - 1)$ where I_s = reverse saturation current. I_s **DOUBLES** for every 10 degree C rise
 V_d is the anode-to-cathode voltage and I_d is current flowing into anode

Thermal Voltage: $V_T = kT/q = 25.7$ mV at room temperature $T = 300$ K.

DC load voltage: $V_{dc} = V_{m,s} - 0.7V - V_r / 2$ (half-wave rect) $V_{dc} = V_{m,s} - 1.4V - V_r / 2$ (full-wave rect)

Half-wave rectifier ripple voltage: $V_r = \frac{(V_{m,s} - 0.7V - V_r / 2) / R_L}{f_{source} \cdot C}$ $V_{m,s}$ = peak source voltage

Full-wave diode bridge rectifier ripple voltage: $V_r = \frac{(V_{m,s} - 1.4V - V_r / 2) / R_L}{2f_{source} \cdot C}$ $V_{m,s}$ = peak source voltage

Full-wave diode bridge peak diode current: $I_{d\max} = \frac{V_m}{R_L} \cdot (1 + 2\pi) \cdot \sqrt{\frac{V_m}{2 \cdot V_r}}$, where $V_m = V_{m,s} - 2(0.7V)$

Small-Signal ac Model of Diode: $r_d = \frac{n \cdot V_T}{I_{dQ}}$, where I_{dQ} is the dc (quiescent) component of the diode current.

Plotting Load Lines over nonlinear element's IV curve: First find Thevenin equivalent "looking out" from the terminals of the nonlinear element. Then plot load line: $I_{\text{INTERCEPT}} = V_{th}/R_{th}$, and $V_{\text{INTERCEPT}} = V_{th}$

Multiple Diode Analysis using 0.7 V battery model of diode: Define I_d 's flowing into each anode. Define V_d 's anode-to-cathode. Guess which diodes are ON and replace them with 0.7 battery, replace OFF diodes with open circuit. Analyze circuit. Check to ensure diodes that are assumed ON have $I_d > 0$, and diodes that are assumed OFF have $V_d < 0.7$ V.

Carrier Concentration in Intrinsic Si ($1/\text{cm}^3$): $n_i^2 = BT^3 e^{-E_g/kT}$

at $T=300$ K: $B=5.4 \times 10^{31}/(\text{K}^3 \text{cm}^6)$, $E_g=1.12$ eV, $k=$ Boltzmann's Constant = 8.62×10^{-5} eV/K, $n_i=1.5 \times 10^{10}$ $1/\text{cm}^3$

Diffusion Current Density (A/cm^2): $J_p = -qD_p \frac{dp}{dx}$ $J_n = qD_n \frac{dn}{dx}$ $q = 1.6 \times 10^{-19}$ Coulombs
 $D_p = 12$ cm^2/s , $D_n = 34$ cm^2/s

Drift current Density (A/cm^2): $J_{\text{drift}} = q(p\mu_p + n\mu_n)E$

Resistivity ($\Omega\text{-cm}$) and Resistance (Ω): $\rho = 1/[q(p\mu_p + n\mu_n)]$ $R = \rho L/A$

Carrier Concentration in n-type Si ($1/\text{cm}^3$): $n_{n0} = N_D$ **in p-type Si ($1/\text{cm}^3$):** $p_{p0} = N_A$
 $p_{n0} = n_i^2 / N_D$ $n_{p0} = n_i^2 / N_A$

Built-In Junction Voltage (V): $V_0 = V_T \ln\left(\frac{N_A N_D}{n_i^2}\right)$

Depletion Region Capacitance (F): $C_j = \frac{C_{j0}}{(1 + \frac{V_R}{V_0})^m}$ **where** $C_{j0} = \epsilon_{\text{Si}} A / (W_{\text{depletion_region}})_{V_R=0}$

and $m =$ junction grading coefficient = $1/3$ to $1/2$,

also note V_R is diode's CATHODE to ANODE voltage = $-V_d$

ECE250 (KEH) BJT Formula Sheet (For Test 2)

BJT Modes of Operation:	Cutoff	BE junction off, BC junction off
	Forward Active	BE junction on, BC junction off
	Reverse Active	BE junction off, BC junction on
	Saturation	BE junction on, BC junction on

For NPN BJT: I_e referenced flowing OUT of BJT, I_b and I_c both referenced flowing INTO BJT
 $V_{be_{ON}} = 0.7\text{ V}$, $V_{ce_{SAT}} = 0.1\text{ V}$

For PNP BJT: I_e referenced flowing INTO BJT, I_b and I_c both referenced flowing OUT OF BJT
 $V_{eb_{ON}} = 0.7\text{ V}$, $V_{ec_{SAT}} = 0.1\text{ V}$

For forward active NPN and PNP BJTs:

$$I_e = I_b + I_c \quad \alpha = \frac{I_c}{I_e} \quad (0 < \alpha < 1) \quad \beta = \frac{I_c}{I_b} = \frac{\alpha}{1 - \alpha}$$

$$r_{\pi} = \frac{n \cdot V_T}{I_{bQ}} \quad r_o = \frac{V_A}{I_{cQ}} \quad g_m = \frac{i_c(t)}{v_{be}(t)} = \frac{\beta}{r_{\pi}}$$

DC Q Point Stability Design Rules of Thumb: $(1 + \beta)R_e = 10R_{TH}$ and $V_{Re} = 1\text{ V}$

General Voltage Amplifier AC Model: $A_{vo} = \left(\frac{v_{out}(t)}{v_{in}(t)} \right)_{RL = \infty}$ $R_{in} = \frac{v_{in}(t)}{i_{in}(t)}$ $R_{out} = \left(\frac{v_{test}}{i_{test}} \right)_{vin(t) \rightarrow 0}$

For CE Amplifier: (Note, you must know how to derive these, if asked on the test)

$$A_{vo} = \frac{-\beta \cdot \frac{R_c \cdot r_o}{R_c + r_o}}{r_{\pi} + (\beta + 1) \cdot R_{e1}} \quad R_{in} = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{r_{\pi} + (\beta + 1) \cdot R_{e1}}} \quad R_{out} = \frac{R_c \cdot r_o}{R_c + r_o}$$

DC Load Line: I_c intercept = $(V_{cc} - V_{ee}) / (R_c + R_e)$ V_{ce} intercept = $V_{cc} - V_{ee}$ Slope = $-1 / (R_c + R_e)$

Note: $V_{ee} = 0$ in a single-ended dc power supply

AC Load Line Slope = $-1 / ([R_c // r_o // R_L] + R_{e1})$ **Note: R_{e1} is unbypassed portion of R_e**

For CC (Emitter Follower) Amplifier: (Note, you must know how to derive these, if asked on the test)

$$A_{vo} = \frac{(\beta + 1) \cdot \left(\frac{R_e \cdot r_o}{R_e + r_o} \right)}{r_{\pi} + (\beta + 1) \cdot \left(\frac{R_e \cdot r_o}{R_e + r_o} \right)} \quad R_{bin} = r_{\pi} + (\beta + 1) \cdot \frac{1}{\frac{1}{R_e} + \frac{1}{r_o} + \frac{1}{R_L}} \quad R_{in} = \frac{1}{\frac{1}{R_{bin}} + \frac{1}{R_1} + \frac{1}{R_2}}$$

$R_{out} = (R_e // r_o) // (r_{\pi} + R_1 // R_2 // R_s) / (\beta + 1)$ **NOTE: For " $R_{in_no_R_L}$ ", leave R_L out of the R_{bin} formula.**

AC Load Line Slope = $-1 / (R_e // r_o // R_L)$


General Voltage Amplifier Model Voltage, Current, Power Gains:

$A_v = v_{out}/v_s = R_{in} / (R_s + R_{in}) \cdot A_{vo} \cdot R_L / (R_{out} + R_L)$ **Note: For " A_v " of CC Amp, replace R_{in} by $R_{in_no_RL}$**

$$A_i = \frac{i_{out}}{i_{in}} = \frac{\left(\frac{v_{out}}{R_L} \right)}{\left(\frac{v_s}{R_s + R_{in}} \right)} = A_v \cdot \frac{R_s + R_{in}}{R_L} \quad A_p = \frac{P_{out}}{P_{in}} = \frac{v_{out} \cdot i_{out}}{v_s \cdot i_{in}} = A_v \cdot A_i$$

ECE250 NMOSFET Equation Sheet (For Final Exam)

NMOSFET Sym



Ohmic Mode $V_{gs} - V_{ds} > V_{TN}$ $I_d = K_N \cdot [2 \cdot (V_{gs} - V_{TN}) \cdot V_{ds} - V_{ds}^2]$

Saturation Mode: $V_{gs} - V_{ds} < V_{TN}$ $I_d = K_N \cdot (V_{gs} - V_{TN})^2$

Conduction Parameter: $K_N = k_N \cdot \frac{W}{2 \cdot L}$ Where $k_N = \text{process gain}$: $k_N = \frac{\mu_n \cdot \epsilon_0 \cdot \epsilon_{ox}}{t_{ox}}$

$W = \text{Channel_Width}$ $L = \text{Channel_Length}$ $\mu_n = \text{Surface_Mobility_of_Electrons_in_Silicon}$

$\epsilon_0 = 8.854 \cdot 10^{-12} \cdot \frac{F}{m}$ $\epsilon_{ox} = 3.9$ $t_{ox} = \text{Gate_Oxide_Thickness}$

Small Signal AC Model of NMOSFET:

$$g_m = \left[\frac{d \cdot [K_N \cdot (V_{gs} - V_{TN})^2]}{dV_{gs}} \right]_{Q-Pt} = 2 \cdot K_N \cdot (V_{gsQ} - V_{TN}) \quad r_o = \frac{1}{\lambda \cdot I_{dQ}} = \frac{V_M}{I_{dQ}}$$

