

ECE250 Equation Sheet Test 1 April 1, 2010 (KEH)

Diode Equation: $I_d = I_s \cdot (e^{V_d/(nV_T)} - 1)$ where I_s = reverse saturation current. I_s **DOUBLES** for every 10 degree C rise
 V_d is the anode-to-cathode voltage and I_d is current flowing into anode

Thermal Voltage: $V_T = kT/q = 25.7$ mV at room temperature $T = 300$ K.

DC load voltage: $V_{dc} = V_{m,s} - 0.7V - V_r / 2$ (half-wave rect) $V_{dc} = V_{m,s} - 1.4V - V_r / 2$ (full-wave rect)

Half-wave rectifier ripple voltage: $V_r = \frac{(V_{m,s} - 0.7V - V_r / 2) / R_L}{f_{source} \cdot C}$ $V_{m,s}$ = peak source voltage

Full-wave diode bridge rectifier ripple voltage: $V_r = \frac{(V_{m,s} - 1.4V - V_r / 2) / R_L}{2f_{source} \cdot C}$ $V_{m,s}$ = peak source voltage

Full-wave diode bridge peak diode current: $I_{d,max} = \frac{V_m}{R_L} \cdot (1 + 2\pi) \cdot \sqrt{\frac{V_m}{2 \cdot V_r}}$, where $V_m = V_{m,s} - 2(0.7V)$

Small-Signal ac Model of Diode: $r_d = \frac{n \cdot V_T}{I_{d,Q}}$, where $I_{d,Q}$ is the dc (quiescent) component of the diode current.

Plotting Load Lines over nonlinear element's IV curve: First find Thevenin equivalent "looking out" from the terminals of the nonlinear element. Then plot load line: $I_{INTERCEPT} = V_{th}/R_{th}$, and $V_{INTERCEPT} = V_{th}$

Multiple Diode Analysis using 0.7 V battery model of diode: Define I_d 's flowing into each anode. Define V_d 's anode-to-cathode. Guess which diodes are ON and replace them with 0.7 battery, replace OFF diodes with open circuit. Analyze circuit. Check to ensure diodes that are assumed ON have $I_d > 0$, and diodes that are assumed OFF have $V_d < 0.7$ V.

Carrier Concentration in Intrinsic Si ($1/cm^3$): $n_i^2 = BT^3 e^{-E_g/kT}$

at $T=300$ K: $B=5.4 \times 10^{31}/(K^3 cm^6)$, $E_g=1.12$ eV, $k=$ Boltzmann's Constant = 8.62×10^{-5} eV/K, $n_i=1.5 \times 10^{10}$ $1/cm^3$

Diffusion Current Density (A/cm^2): $J_p = -qD_p \frac{dp}{dx}$ $J_n = qD_n \frac{dn}{dx}$ $q = 1.6 \times 10^{-19}$ Coulombs

$D_p = 12$ cm^2/s , $D_n = 34$ cm^2/s

Drift current Density (A/cm^2): $J_{drift} = q(p\mu_p + n\mu_n)E$

Resistivity ($\Omega\text{-cm}$) and Resistance (Ω): $\rho = 1/[q(p\mu_p + n\mu_n)]$ $R = \rho L/A$

Carrier Concentration in n-type Si ($1/cm^3$): $n_{n0} = N_D$ **in p-type Si ($1/cm^3$):** $p_{p0} = N_A$
 $p_{n0} = n_i^2 / N_D$ $n_{p0} = n_i^2 / N_A$

Built-In Junction Voltage (V): $V_O = V_T \ln\left(\frac{N_A N_D}{n_i^2}\right)$

Depletion Region Capacitance (F): $C_j = \frac{C_{j0}}{(1 + \frac{V_R}{V_O})^m}$ **where** $C_{j0} = \epsilon_{Si} A / (W_{depletion_region})_{V_R=0}$

and $m =$ junction grading coefficient = $1/3$ to $1/2$,

also note V_R is diode's CATHODE to ANODE voltage = $-V_d$

ECE250 (KEH) BJT Formula Sheet (For Test 2)

BJT Modes of Operation:	Cutoff	BE junction off, BC junction off
	Forward Active	BE junction on, BC junction off
	Reverse Active	BE junction off, BC junction on
	Saturation	BE junction on, BC junction on

For NPN BJT: I_e referenced flowing OUT of BJT, I_b and I_c both referenced flowing INTO BJT
V_{be_ON} = 0.7 V, V_{ce_SAT} = 0.1 V

For PNP BJT: I_e referenced flowing INTO BJT, I_b and I_c both referenced flowing OUT OF BJT
V_{eb_ON} = 0.7 V, V_{ec_SAT} = 0.1 V

For forward active NPN and PNP BJTs:

$$I_e = I_b + I_c \quad \alpha = \frac{I_c}{I_e} \quad (0 < \alpha < 1) \quad \beta = \frac{I_c}{I_b} = \frac{\alpha}{1 - \alpha}$$

$$r_{\pi} = \frac{n \cdot V_T}{I_{bQ}} \quad r_o = \frac{V_A}{I_{cQ}} \quad g_m = \frac{i_c(t)}{v_{be}(t)} = \frac{\beta}{r_{\pi}}$$

DC Q Point Stability Design Rules of Thumb: (1+β)R_e = 10R_{TH} and V_{Re} = 1 V

General Voltage Amplifier AC Model: $A_{vo} = \left(\frac{v_{out}(t)}{v_{in}(t)} \right)$ $R_{in} = \frac{v_{in}(t)}{i_{in}(t)}$ $R_{out} = \left(\frac{v_{test}}{i_{test}} \right)$ **vin(t) -> 0**
RL = infinity

For CE Amplifier: (Note, you must know how to derive these, if asked on the test)

$$A_{vo} = \frac{-\beta \cdot \frac{R_c \cdot r_o}{R_c + r_o}}{r_{\pi} + (\beta + 1) \cdot R_{e1}} \quad R_{in} = \frac{1}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{r_{\pi} + (\beta + 1) \cdot R_{e1}}} \quad R_{out} = \frac{R_c \cdot r_o}{R_c + r_o}$$

DC Load Line: I_c intercept = (V_{cc}-V_{ee})/(R_c+R_e) V_{ce} intercept = V_{cc}-V_{ee} Slope = -1/(R_c+R_e)

Note: V_{ee} = 0 in a single-ended dc power supply

AC Load Line Slope = -1/([R_c // r_o // R_L] + R_{e1}) **Note: R_{e1} is unbypassed portion of R_e**

For CC (Emitter Follower) Amplifier: (Note, you must know how to derive these, if asked on the test)

$$A_{v_o} = \frac{(\beta + 1) \cdot \left(\frac{R_e \cdot r_o}{R_e + r_o} \right)}{r_{\pi} + (\beta + 1) \cdot \left(\frac{R_e \cdot r_o}{R_e + r_o} \right)} \quad R_{bin} = r_{\pi} + (\beta + 1) \cdot \frac{1}{\frac{1}{R_e} + \frac{1}{r_o} + \frac{1}{R_L}} \quad R_{in} = \frac{1}{\frac{1}{R_{bin}} + \frac{1}{R_1} + \frac{1}{R_2}}$$

R_{out} = (R_e // r_o) // (r_π + R₁ // R₂ // R_s) / (β + 1) **NOTE: For "R_{in_no_R_L}", leave R_L out of the R_{bin} formula.**

AC Load Line Slope = -1/(R_e // r_o // R_L)

General Voltage Amplifier Model Voltage, Current, Power Gains:

A_v = v_{out}/v_s = R_{in} / (R_s + R_{in}) * A_{vo} * R_L / (R_{out} + R_L) **Note: For "A_v" of CC Amp, replace R_{in} by R_{in_no_R_L}**

$$A_i = \frac{i_{out}}{i_{in}} = \frac{\left(\frac{v_{out}}{R_L} \right)}{\left(\frac{v_s}{R_s + R_{in}} \right)} = A_v \cdot \frac{R_s + R_{in}}{R_L} \quad A_p = \frac{P_{out}}{P_{in}} = \frac{v_{out} \cdot i_{out}}{v_s \cdot i_{in}} = A_v \cdot A_i$$