CSSE 232 – Computer Architecture I Rose-Hulman Institute of Technology Computer Science and Software Engineering Department

Exam 2

 Name:
 Section:
 1
 2
 3
 4
 5

This exam is **closed book**. You are allowed to use the reference card from the book and one $8.5^{\circ} \times 11^{\circ}$ single sided page of hand written notes. You may not use a computer, phone, etc. during the examination.

Write all answers on these pages. Be sure to **show all work** and document your code. Do not use instructions that we have not covered (e.g. no **mul** or **div** but you can use instructions like **slli**, **srl**, etc).

RISC-V code is judged both by its correctness and its efficiency. Unless otherwise stated, you may not use RISC-V pseudoinstructions when writing RISC-V code.

For Pass/Fail problems there will be a redo opportunity for partial credit on a future date. You must submit a good faith effort to qualify for the redo opportunity.

Question	Points	Score
Problem 1	15	
Problem 2	16	
Problem 3	15	
Problem 4	15	
Problem 5	15	
Problem 6	24	
Total:	100	

Problem 1. (15 points) You are the lead designer for a multi-cycle implementation of a new RISC-V-like processor. Your team wants an R-type instruction called decrement and peek memory or dpm. This instruction reads memory at the address specified by rs1 then subtracts the value of the register specified by rs2 from the memory output. The result is stored back into memory at the same address and into the register specified by rd. The code below demonstrates the new instruction:

addi t0, x0, 5 li t1, 0x0100 0000 sw t0, 0(t1) addi t2, x0, 2 dpm t3, t1, t2

After the dpm instruction is executed both the t3 register and memory at location 0x0100 0000 will contain the number 3.

Modify the Register Transfer Language (RTL) shown in the following table to include the new instruction. You should try and design your RTL such that it would make as few hardware changes to the datapath as possible. While this is a RISC-V-like processor, you may need to make major changes to the RTL. Be sure to make it clear how your solution works.

R-Type	lw/sw	Branch	New Instruction								
	$IR \le Memory[H]$	PC]									
$PC \le PC + 4$											
	$\mathbf{A} <= \operatorname{Reg}[\operatorname{IR}[19]]$										
	$\mathbf{B} <= \operatorname{Reg}[\operatorname{IR}[24::$										
	$ALUOut \le PC + im$	imediate									
$ALUOut \le A \text{ op } B$	$ALUOut \le A + immediate$	if $(A == B)$									
		$PC \le ALUOut$									
$\operatorname{Reg}[ID[11:7]] \le ALUOut$	lw: $MDR \le Memory[ALUOut]$										
	sw: Memory[ALUOut] $\leq B$										
	lw: $\operatorname{Reg}[\operatorname{IR}[11:7]] \le \operatorname{MDR}$										


Problem 2. The RTL below describes the operation of a new instruction designed by your team.

Standard RISC-V Fetch
Standard RISC-V Decode
ALUout = A + SE(IR[31:20])
MDR = Mem[ALUout]
ALUout = ALUout + 4
$\operatorname{Reg}[\operatorname{IR}[19:15]] = \operatorname{MDR}$
MDR = Mem[ALUout]
$\operatorname{Reg}[\operatorname{IR}[11:7]] = \operatorname{MDR}$

(a) (4 points) Give this instruction a name and write a brief english description of what it does so that an assembly programmer would understand how to use it (e.g. do not assume the programmer knows the RTL).


 $(Continued \ on \ next \ page \ \ldots)$

(b) (12 points) Modify the multicycle datapath below as necessary to support the new instruction. You should add as little to the datapath as possible. List any additional control signals and their purpose. Be sure it is clear how your changes work.



Problem 3. (15 points) Modify the Multicycle Control Finite State Diagram below as necessary to support the new instruction from Problem 2. Be sure these modifications are consistent with the datapath modifications you made in Problem 2. In addition, consider the impact upon any existing control states below.


Note: You can simply write 'add', 'sub', etc. for ALUOp values.



- **Problem 4**. (15 points) Adding the instruction from **Problem 2** to the to the RISC-V pipelined datapath we discussed in class is difficult. Three possible approaches to adding this instruction are:
 - 1. Add hardware to existing pipeline stages.
 - 2. Add new pipeline stage(s).
 - 3. Modify control to reuse the existing stages multiple times for this instruction, and stall later instructions.

Select two of these solutions and list pros and cons for each.

(Note: "it does what the instruction is supposed to do" and "it doesn't break other instructions" are not 'pros' of a design, they are implicit requirements.) The picture on the next page is for your reference. You do not need to modify it.



Problem 5. Consider the following piece RISC-V code that makes a system call to the operating system. A system call is an exception that is initiated by the user, which causes the operating system to perform a service on behalf of that user. To make a system call, the user has to put the system call number (predefined by the operating system) into the a7 register, and then issue the ecall instruction.

```
li a7, 5  # load the system call number 5 into a7
ecall  # issue the ecall instruction
addi t0, a0, 0  # save the return value into t0
beq t0, x0, DONE  # branch to DONE if equal to 0
jal x0, ERROR  # jump to ERROR otherwise
...
```

The ecall instruction acts in the same way as an exception. It causes the CPU to transfer control to the operating system exception handler, which will then determine it is a system call and execute the requested service on behalf of the user.

(a) (5 points) Assume this code runs on a single-cycle **RISC-V** processor. Describe the steps taken by the processor when the **ecall** instruction is executed.

(b) (2 points) As part of the exception handler, the operating system executes the following C code:

```
p->trapframe->sepc += 4;
```

Why is the operating system incrementing the value stored in the sepc register?

- (c) Consider now that we are dealing with pipelined RISC-V processor with a five-stage pipeline similar to the one we discussed in class.
 - i. (3 points) At which stage of the pipeline would the processor realize the it is executing an ecall instruction? *Explain your reasoning*.

ii. (5 points) When the processor realizes that it is supposed to jump to the operating system, the pipeline will contain instructions that have already been fetched. Why is that a problem? Describe what the processor does to handle this particular hazard.

Problem 6. (24 points) (Pass/Fail)

Consider the following code running on a RISC-V processor with an advanced 5-stage pipeline that resolves hazards with forwarding wherever possible and stalls whenever necessary.

```
L: lw t1, 0(a0)
add t2, a1, a2
beq t1, t2, L
addi a0, a0, 4
```

Draw the pipeline diagram for one pass through the code plus the first instruction that is executed after the branch indicated with a * is taken (i.e. the L instruction will be the last one in your diagram). Be sure to indicate any data forwarding and/or pipeline stalls that occur. Remember that the final pipelined datapath developed in class has the branch logic in the ID (decode) stage and a branch delay slot. This optimization also applies to jumps (e.g. jal, jalr).

Fit your diagram in the table below.

instruction				р	ipelin	e stag	ge			

RISC-V R

Reference Data

	_		
RV32	I BASE INTEGER	INSTRUCTIONS, in alphabetical order	

RV32I BASE	INTE	GER INSTRUCTIONS, in al	phabetical order	
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE
add	R	ADD	R[rd] = R[rs1] + R[rs2]	
addi	Ι	ADD Immediate	R[rd] = R[rs1] + imm	
and	R	AND	R[rd] = R[rs1] & R[rs2]	
andi	Ι	AND Immediate	R[rd] = R[rs1] & imm	
auipc	U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$	
beq		Branch EQual	if(R[rs1]==R[rs2) PC=PC+{imm,1b'0}	
bge	SB	Branch Greater than or Equal		
bgeu	SB	$Branch \ge Unsigned$	if(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}	2)
blt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td></r[rs2)>	
bltu		Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td></r[rs2)>	2)
bne		Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	_,
csrrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$	
csrrci	Î	Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & ~imm	
		Imm		
csrrs	I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR R[rs1]	
csrrsi	I	Cont./Stat.RegRead&Set Imm	R[rd] = CSR; CSR = CSR imm	
CSTTW	Ι	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]	
csrrwi	I	Cont./Stat.Reg Read&Write Imm	R[rd] = CSR; CSR = imm	
ebreak	Ι	Environment BREAK	Transfer control to debugger	
ecall	Ι	Environment CALL	Transfer control to operating system	
fence	Ι	Synch thread	Synchronizes threads	
fence.i	Ι	Synch Instr & Data	Synchronizes writes to instruction stream	
jal	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + {imm, 1b'0}$	
jalr	Ι	Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm	
lb	Ι	Load Byte	R[rd] =	3)
lbu	I	Load Byte Unsigned	{24'bM[](7),M[R[rs1]+imm](7:0)} R[rd] = {24'b0,M[R[rs1]+imm](7:0)}	4)
lh	I	Load Halfword	R[rd] =	
111	1	Loau Hallwolu	{16'bM[](15),M[R[rs1]+imm](15:0)}	
lhu	I	Load Halfword Unsigned	$R[rd] = \{16'b0, M[R[rs1]+imm](15:0)\}$	4)
lui	U	Load Upper Immediate	$R[rd] = \{imm, 12'b0\}$.,
lw	Ī	Load Word	$R[rd] = {M[R[rs1]+imm](31:0)}$	
or	R	OR	R[rd] = R[rs1] R[rs2]	
ori	Ι	OR Immediate	R[rd] = R[rs1] imm	4)
sb	S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)	
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)	
sll	R	Shift Left	$R[rd] = R[rs1] \ll R[rs2]$	
slli	I	Shift Left Immediate	$R[rd] = R[rs1] \ll imm$	
slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
slti	I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltiu	Î	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
sra	R	Shift Right Arithmetic	R[rd] = R[rs1] >> R[rs2]	
srai	I	Shift Right Arith Imm	R[rd] = R[rs1] >> imm	2)
srl	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	2)
srli	I	Shift Right Immediate	R[rd] = R[rs1] >> imm	5)
sub, subw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2]	5)
sw	S	Store Word	M[R[rs1] + imm](31:0) = R[rs2](31:0)	
xor	R	XOR	$R[rd] = R[rs1] \wedge R[rs2]$	
xori	I	XOR Immediate	$R[rd] = R[rs1] \wedge R[rs2]$	
		assumes unsigned integers (in		
		significant hit of the branch ad		

2)

The least significant bit of the branch address in jalr is set to 0 (signed) Load instructions extend the sign bit of data to fill the 32-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift *ś*)

4)

5) Multiply with one operand signed and one unsigned

The Single version does a single-precision operation using the rightmost 32 bits of a 64-6) bit F register

- 7) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, denorm, ...)
- 8) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

ARITHMETIC CORE INSTRUCTION SET

ARITHMETIC COR		STRUCTION SET		U
RV64M Multiply Exten				
MNEMONIC		NAME	DESCRIPTION (in Verilog)	NOTE
mul	R	MULtiply	R[rd] = (R[rs1] * R[rs2])(63:0)	
mulh	R	MULtiply High	R[rd] = (R[rs1] * R[rs2])(127:64)	
mulhsu	R	MULtiply High Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	2)
mulhu	R	MULtiply upper Half Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	6)
div	R	DIVide	R[rd] = (R[rs1] / R[rs2])	
divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)
rem	R	REMainder	R[rd] = (R[rs1] % R[rs2])	
remu	R	REMainder Unsigned	R[rd] = (R[rs1] % R[rs2])	2)
RV64F and RV64D Flo	ating-	Point Extensions		
fld,flw	I	Load (Word)	F[rd] = M[R[rs1]+imm]	
fsd,fsw	S	Store (Word)	M[R[rs1]+imm] = F[rd]	
fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]	7)
fsub.s,fsub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]	7)
fmul.s,fmul.d	R	MULtiply	F[rd] = F[rs1] * F[rs2]	7)
fdiv.s,fdiv.d	R	DIVide	$\mathbf{F[rd]} = \mathbf{F[rs1]} / \mathbf{F[rs2]}$	7)
fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqrt(F[rs1])	7)
fmadd.s,fmadd.d	R	Multiply-ADD	F[rd] = F[rs1] * F[rs2] + F[rs3]	7)
fmsub.s,fmsub.d	R	Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs3]	7)
fmnsub.s,fmnsub.d	R	Negative Multiply-ADD	F[rd] = -(F[rs1] * F[rs2] - F[rs3])	7)
fmnadd.s,fmnadd.d	R	Negative Multiply-SUBtract	F[rd] = -(F[rs1] * F[rs2] + F[rs3])	7)
fsgnj.s,fsgnj.d	R	SiGN source	F[rd] = { F[rs2]<63>,F[rs1]<62:0>}	7)
fsgnjn.s,fsgnjn.d	R	Negative SiGN source	$F[rd] = \{ (\sim F[rs2] < 63 >), F[rs1] < 62:0 > \}$	7)
fsgnjx.s,fsgnjx.d	R	Xor SiGN source	$F[rd] = {F[rs2] < 63 > ^{F[rs1] < 63 >},$	7)
fmin.s,fmin.d	R	MINimum	F[rs1]<62:0>} F[rd] = (F[rs1] < F[rs2]) ? F[rs1] :	7)
fmax.s,fmax.d	R	MAXimum	F[rs2] F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]	7)
feq.s,feq.d	R	Compare Float EQual	R[rd] = (F[rs1] = F[rs2]) ? 1 : 0	7)
flt.s,flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]) ? 1 : 0	7)
fle.s,fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$	7)
fclass.s,fclass.d	R	Classify Type	R[rd] = class(F[rs1])	7,8)
fmv.s.x, fmv.d.x	R	Move from Integer	F[rd] = R[rs1]	7)
fmv.x.s, fmv.x.d	R	Move to Integer	R[rd] = F[rs1]	7)
fcvt.d.s	R	Convert from SP to DP	F[rd] = single(F[rs1])	')
fcvt.s.d	R	Convert from DP to SP	F[rd] = double(F[rs1])	
fcvt.s.w,fcvt.d.w	R	Convert from 32b Integer	F[rd] = float(R[rs1](31:0))	7)
fcvt.s.l,fcvt.d.l	R	Convert from 64b Integer	F[rd] = float(R[rs1](63:0))	7)
fcvt.s.wu,fcvt.d.wu		Convert from 32b Int	F[rd] = float(R[rs1](31:0))	7)
fcvt.s.lu,fcvt.d.lu		Unsigned	F[rd] = float(R[rs1](63:0))	2,7)
fcvt.w.s,fcvt.w.d		Convert from 64b Int Unsigned		2,7)
fcvt.l.s,fcvt.l.d	R	Convert to 32b Integer	R[rd](31:0) = integer(F[rs1]) $R[rd](63:0) = integer(F[rs1])$	7)
fcvt.wu.s,fcvt.wu.d	R	Convert to 64b Integer	R[rd](63:0) = integer(F[rs1]) R[rd](31:0) = integer(F[rs1])	7)
		Convert to 32b Int Unsigned		2,7)
fcvt.lu.s,fcvt.lu.c		Convert to 64b Int Unsigned	R[rd](63:0) = integer(F[rs1])	2,7)
RV64A Atomic Extensi	ion			
amoadd.w,amoadd.d		ADD	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] + R[rs2]	9)
amoand.w,amoand.d	R	AND	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] & R[rs2]	9)
amomax.w, amomax.d amomaxu.w, amomaxu.d	R R	MAXimum MAXimum Unsigned	R[rd] = M[R[rs1]], if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]],	9) 2 0)
amomin.w, amomin.d	R	MINimum	R[rd] = M[R[rs1]], if $(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]$ R[rd] = M[R[rs1]],	2,9) 9)
amominu.w, amominu.d	R	MINimum Unsigned	$r(r_{rs2} - M[R[rs1]]) M[R[rs1]] = R[rs2]$ R[rd] = M[R[rs1]],	9) 2,9)
amoor.w,amoor.d	R	OR	if $(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]$ R[rd] = M[R[rs1]],	2,9) 9)
amoswap.w, amoswap.d	R	SWAP	M[R[rs1]] = M[R[rs1]] R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]	9)
amoxor.w, amoxor.d	R	XOR	R[rd] = M[R[rs1]],	9)
lr.w,lr.d	R	Load Reserved	M[R[rs1]] = M[R[rs1]] ^ R[rs2] R[rd] = M[R[rs1]], reservation on M[R[rs1]]	
sc.w,sc.d	R	Store Conditional	if reserved, $M[R[rs1]] = R[rs2]$, R[rd] = 0; else $R[rd] = 1$	

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R		funct7			rs	s2	r	s1	fun	ict3	rc	i	Opco	ode
I		imı	n[11:	0]			r	s1	fun	ict3	rc	i	Opco	ode
s		imm[11:5	5]		rs	s2	r	s1	fun	ict3	imm[[4:0]	opco	ode
SB		imm[12 10	:5]		rs	s2	r	s1	fun	ict3	imm[4	:1 11]	opco	ode
U				in	1m[31	:12]					rc	i	opco	ode
UJ			in	1m[20) 10:1	11 19:	12]				rc	1	opco	ode

2

PSEUDO INSTRUCTIONS

CSRRC

CSRRWI

CSRRSI

CSRRCI

MNEMONIC beqz bnez fabs.s,fabs.d fmv.s,fmv.d fneg.s,fneg.d j jr la li mv neg nop not ret seqz	NAME Branch = zero Branch \neq zero Absolute Value FP Move FP negate Jump Jump register Load address Load imm Move Negate No operation Not Return Set = zero	DESCRIPTION if(R[rs1]==0) PC=PC+{imm,1b'0} if(R[rs1]!=0) PC=PC+{imm,1b'0} F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1] F[rd] = -F[rs1] PC = {imm,1b'0} PC = R[rs1] R[rd] = address R[rd] = imm R[rd] = R[rs1] R[rd] = -R[rs1] R[rd] = -R[rs1] R[rd] = -R[rs1] R[rd] = -R[rs1] R[rd] = (R[rs1] = 0) ? 1 : 0 R[rd] = (R[rs1] = 0) ? 1 : 0	USES beq fsgnx fsgnj jal jalr auipc addi addi sub addi xori jalr sltiu
snez	Set ≠ zero	R[rd] = (R[rs1]!= 0)?1:0	sltu

OPCODES IN NUMERICAL OPDER BY OPCODE

OPCODES IN	NUME	RICAL ORDE	R BY OPCC	DE	
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMN	A HEXADECIMAL
lb	Ι	0000011	000		03/0
lh	I	0000011	001		03/1
lw	Ī	0000011	010		03/2
	•				
lbu	Ι	0000011	100		03/4
lhu	Î	0000011	101		03/5
	•				
fence	Ι	0001111	000		0F/0
fence.i	Î	0001111	001		0F/1
addi	Î	0010011	000		13/0
slli	Î	0010011	001	0000000	13/1/00
slti	Î	0010011	010		13/2
sltiu	Î	0010011	011		13/3
xori	Î	0010011	100		13/4
srli	Ī	0010011	101	0000000	13/5/00
srai	Ī	0010011	101	0100000	13/5/20
ori	Ī	0010011	110		13/6
andi	Ī	0010011	111		13/7
auipc	Ū	0010111			17
-	Ū				
sb	S	0100011	000		23/0
sh	S	0100011	001		23/1
SW	S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00
sub	R	0110011	000	0100000	33/0/20
sll	R	0110011	001	0000000	33/1/00
slt	R	0110011	010	0000000	33/2/00
sltu	R	0110011	011	0000000	33/3/00
xor	R	0110011	100	0000000	33/4/00
srl	R	0110011	101	0000000	33/5/00
sra	R	0110011	101	0100000	33/5/20
or	R	0110011	110	0000000	33/6/00
and	R	0110011	111	0000000	33/7/00
lui	U	0110111			37
beq	SB	1100011	000		63/0
bne	SB	1100011	001		63/1
blt	SB	1100011	100		63/4
bge	SB	1100011	101		63/5
bltu	SB	1100011	110		63/6
bgeu	SB	1100011	111		63/7
jalr	Ι	1100111	000		67/0
jal	UJ	1101111			6F
ecall	Ι	1110011	000	000000000000	73/0/000
ebreak	Ι	1110011	000	00000000001	73/0/001
CSRRW	Ι	1110011	001		73/1
CSRRS	Ι	1110011	010		73/2
CCDDC	т	1110011	011		72/2

1110011

1110011

1110011

1110011

I

I

I

I

011

101

110

111

REGISTER NAME, USE, CALLING CONVENTION

3

REGISTER	NAME	USE	SAVER
x 0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x 3	gp	Global pointer	
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	sl	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Callee
f10-f11	fa0-fa1	FP Function arguments/Return values	Caller
f12-f17	fa2-fa7	FP Function arguments	Caller
f18-f27	fs2-fs11	FP Saved registers	Callee
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller


4

STACK FRAME


IEEE 754 FLOATING-POINT STANDARD $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE Half-, Single-, Double-, and Quad-Precision Formats:



MEMORY ALLOCATION



SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000 ¹	Kilo-	K	2 ¹⁰	Kibi-	Ki
1000^{2}	Mega-	M	2 ²⁰	Mebi-	Mi
1000 ³	Giga-	G	2 ³⁰	Gibi-	Gi
10004	Tera-	Т	2 ⁴⁰	Tebi-	Ti
10005	Peta-	Р	2 ⁵⁰	Pebi-	Pi
1000 ⁶	Exa-	E	2 ⁶⁰	Exbi-	Ei
10007	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
1000 ⁸	Yotta-	Y	2 ⁸⁰	Yobi-	Yi
10009	Ronna-	R	290	Robi-	Ri
1000 10	Quecca-	Q	2 ¹⁰⁰	Quebi-	Qi
1000-1	milli-	m	1000-5	femto-	f
1000-2	micro-	μ	1000-6	atto-	a
1000-3	nano-	n	1000-7	zepto-	z
1000-4	pico-	р	1000-8	yocto-	у
			1000-9	ronto-	r
			1000-10	quecto-	q

73/3

73/5

73/6

73/7