
SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

- Highest Performance Fixed-Point Digital Signal Processor (DSP) TMS320C6201
  - 5-ns Instruction Cycle Time
  - 200-MHz Clock Rate
  - Eight 32-Bit Instructions/Cycle
  - 1600 MIPS
- Highest Performance Fixed-Point Digital Signal Processor (DSP) TMS320C6201B
  - 4.3-ns Instruction Cycle Time
  - 167-, 200-, and 233-MHz Clock Rates
  - Eight 32-Bit Instructions/Cycle
  - Over 1860 MIPS
- VelociTI<sup>™</sup> Advanced Very Long Instruction Word (VLIW) 'C6200 CPU Core
  - Eight Independent Functional Units:
    - Six ALUs (32-/40-Bit)
    - Two 16-Bit Multipliers (32-Bit Results)
  - Load-Store Architecture With 32 32-Bit General-Purpose Registers
  - Instruction Packing Reduces Code Size
  - All Instructions Conditional
- Instruction Set Features
  - Byte-Addressable (8-, 16-, 32-Bit Data)
  - 32-Bit Address Range
  - 8-Bit Overflow Protection
  - Saturation
  - Bit-Field Extract, Set, Clear
  - Bit-Counting
  - Normalization
- 1M-Bit On-Chip SRAM
  - 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
  - 512K-Bit Dual-Access Internal Data (64K Bytes) Organized as a Single Block ('6201)
  - 512K-Bit Dual-Access Internal Data (64K Bytes) Organized as Two Blocks for Improved Concurrency ('6201B)
- 32-Bit External Memory Interface (EMIF)
  - Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
  - Glueless Interface to Asynchronous Memories: SRAM and EPROM
- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller with an Auxiliary Channel



GJC/GJL/GGP 352-PIN BALL GRID ARRAY (BGA) PACKAGES

(BOTTOM VIEW)

- 16-Bit Host-Port Interface (HPI)
   Access to Entire Memory Map
- Two Multichannel Buffered Serial Ports (McBSPs)
  - Direct Interface to T1/E1, MVIP, SCSA Framers
  - ST-Bus-Switching Compatible
  - Up to 256 Channels Each
  - AC97-Compatible
  - Serial Peripheral Interface (SPI) Compatible (Motorola<sup>™</sup>)
- Two 32-Bit General-Purpose Timers
- Flexible Phase-Locked Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG<sup>†</sup>) Boundary-Scan Compatible
- 352-Pin BGA Package (GGP Suffix) ('6201)
- 352-Pin BGA Package (GJC Suffix) ('6201B)
- 352-Pin BGA Package (GJL Suffix) ('6201B)
- CMOS Technology
   0.25-µm/5-Level Metal Process ('6201)
   0.18-µm/5-Level Metal Process ('6201B)
- 3.3-V I/Os, 2.5-V Internal ('6201)
- 3.3-V I/Os, 1.8-V Internal ('6201B)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI is a trademark of Texas Instruments Incorporated. Motorola is a trademark of Motorola, Inc.

<sup>†</sup> IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

				Signal Descriptions		
	SIGNAL					
NAME	GGP, GJC PIN NO.	GJL PIN NO.	TYPE <sup>†</sup>	DESCRIPTION		
				CLOCK/PLL		
CLKIN	C10	B9	I	Clock Input		
CLKOUT1	AF22	AC18	0	Clock output at full device speed		
CLKOUT2	AF20	AC16	0	Clock output at half of device speed		
CLKMODE1	C6	D8		Clock-mode select		
CLKMODE0	C5	C7	I I	• Selects whether the CPU clock frequency = input clock frequency x4 or x1		
PLLFREQ3	A9	A9		PLL frequency range (3, 2, and 1)		
PLLFREQ2	D11	D11	I	• The target range for CLKOUT1 frequency is determined by the 3-bit value of the PLLFREQ pins.		
PLLFREQ1	B10	B10	1			
PLLV <sup>‡</sup>	D12	B11	A§	PLL analog V <sub>CC</sub> connection for the low-pass filter		
PLLG <sup>‡</sup>	C12	C12	А§	PLL analog GND connection for the low-pass filter		
PLLF	A11	D12	A§	PLL low-pass filter connection to external components and a bypass capacitor		
				JTAG EMULATION		
TMS	L3	L3	I	JTAG test port mode select (features an internal pullup)		
TDO	W2	U4	O/Z	JTAG test port data out		
TDI	R4	T2	I	JTAG test port data in (features an internal pullup)		
ТСК	R3	R3	I	JTAG test port clock		
TRST	T1	R4	I	JTAG test port reset (features an internal pulldown)		
EMU1	Y1	V3	I/O/Z	Emulation pin 1, pullup with a dedicated 20-k $\Omega$ resistor		
EMU0	W3	W2	I/O/Z	Emulation pin 0, pullup with a dedicated 20-k $\Omega$ resistor		
			-	RESET AND INTERRUPTS		
RESET	K2	K2	I	Device reset		
NMI	L2	L2	I	Nonmaskable interrupt • Edge-driven (rising edge)		
EXT_INT7	U3	U2				
EXT_INT6	V2	T4		External interrupts		
EXT_INT5	W1	V1		Edge-driven (rising edge)		
EXT_INT4	U4	V2	1			
IACK	Y2	Y1	0	Interrupt acknowledge for all active interrupts serviced by the CPU		
INUM3	AA1	V4				
INUM2	W4	Y2		Active interrupt identification number		
INUM1	AA2	AA1	0	<ul> <li>Valid during IACK for all active interrupts (not just external)</li> <li>Encoding order follows the interrupt-service fetch-packet ordering</li> </ul>		
INUM0	AB1	W4				
				LITTLE ENDIAN/BIG ENDIAN		
LENDIAN	H3	G2	I	If high, LENDIAN selects little-endian byte/half-word addressing order within a word If low, LENDIAN selects big-endian addressing		
			-	POWER-DOWN STATUS		
PD	D3	E2	0	Power-down mode 2 or 3 (active if high)		
	Output 7 - High	Impodance	S - Supp	ly Voltage, GND = Ground		

<sup>†</sup>I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

<sup>‡</sup> PLLV and PLLG are not part of external voltage supply or ground. See the *clock PLL* section for information on how to connect these pins. § A = Analog Signal (PLL Filter)



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

	SIGNAL								
NAME	NAME GGP, GJC GJL TYP PIN NO. PIN NO.		TYPE <sup>†</sup>	DESCRIPTION					
			_	HOST-PORT INTERFACE (HPI)					
HINT	H26	J26	0	Host interrupt (from DSP to host)					
HCNTL1	F23	G24	I	Host control – selects between control, address, or data registers					
HCNTL0	D25	F25	I	Host control – selects between control, address, or data registers					
HHWIL	C26	E26	I	Host half-word select – first or second half-word (not necessarily high or low order)					
HBE1	E23	F24	I	Host byte select within word or half-word					
HBE0	D24	E25	I	Host byte select within word or half-word					
HR/W	C23	B22	I	Host read or write select					
HD15	B13	A12							
HD14	B14	D13							
HD13	C14	C13	1						
HD12	B15	D14	1						
HD11	D15	B15	1						
HD10	B16	C15	1						
HD9	A17	D15	1						
HD8	B17	B16		Host-port data (used for transfer of data, address, and control)					
HD7	D16	C16	I/O/Z						
HD6	B18	B17	1						
HD5	A19	D16	1						
HD4	C18	A18	1						
HD3	B19	B18	1						
HD2	C19	D17	1						
HD1	B20	C18	1						
HD0	B21	A20	1						
HAS	C22	C20	I	Host address strobe					
HCS	B23	B21	I	Host chip select					
HDS1	D22	C21	I	Host data strobe 1					
HDS2	A24	D20	I	Host data strobe 2					
HRDY	J24	J25	0	Host ready (from DSP to host)					
				BOOT MODE					
BOOTMODE4	D8	C8							
BOOTMODE3	B4	B6							
BOOTMODE2	A3	D7	<b>і</b> і	Boot mode					
BOOTMODE1	D5	C6							
BOOTMODE0	C4	B5							



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

Signal Descriptions (Continued)										
	SIGNAL									
NAME	GGP, GJC PIN NO.	GJL PIN NO.								
EMIF – CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY										
CE3	AE22	AD20								
CE2	AD26	AA24	O/Z	Memory space enables						
CE1	AB24	AB26	0/2	Enabled by bits 24 and 25 of the word address						
CE0	AC26	AA25		Only one asserted during any external data access						
BE3	AB25	Y24		Byte-enable control						
BE2	AA24	W23	O/Z	Decoded from the two lowest bits of the internal address						
BE1	Y23	AA26	0/2	Byte-write enables for most types of memory						
BE0	AA26	W25		Can be directly connected to SDRAM read and write mask signal (SDQM)						
				EMIF – ADDRESS						
EA21	J26	K25								
EA20	K25	L24								
EA19	L24	L25								
EA18	K26	M23								
EA17	M26	M25								
EA16	M25	M24								
EA15	P25	N23								
EA14	P24	P24								
EA13	R25	P23								
EA12	T26	R25	O/Z	External address (word address)						
EA11	R23	R24	0/2	External address (word address)						
EA10	U26	R23								
EA9	U25	T25								
EA8	T23	T24								
EA7	V26	U25								
EA6	V25	T23								
EA5	W26	V26								
EA4	V24	V25								
EA3	W25	U23								
EA2	Y26	V24	1							



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

Signal Descriptions (Continued)									
	SIGNAL		TYPE <sup>†</sup>	DECODISTICN					
NAME	GGP, GJC PIN NO.	GJL PIN NO.	ITPET	DESCRIPTION					
				EMIF – DATA					
ED31	AB2	Y3							
ED30	AC1	AA2	1						
ED29	AA4	AB1							
ED28	AD1	AA3							
ED27	AC3	AB2							
ED26	AD4	AE5							
ED25	AF3	AD6							
ED24	AE4	AC7							
ED23	AD5	AE6							
ED22	AF4	AD7							
ED21	AE5	AC8							
ED20	AD6	AD8							
ED19	AE6	AC9							
ED18	AD7	AF7							
ED17	AC8	AD9							
ED16	AF7	AC10	I/O/Z	External data					
ED15	AD9	AE9	1/0/2						
ED14	AD10	AF9							
ED13	AF9	AC11							
ED12	AC11	AE10							
ED11	AE10	AD11							
ED10	AE11	AE11							
ED9	AF11	AC12							
ED8	AE14	AD12							
ED7	AF15	AE12							
ED6	AE15	AC13							
ED5	AF16	AD14							
ED4	AC15	AC14							
ED3	AE17	AE15							
ED2	AF18	AD15							
ED1	AF19	AE16							
ED0	AC17	AD16							
				ASYNCHRONOUS MEMORY CONTROL					
ARE	Y24	V23	O/Z	Asynchronous memory read enable					
AOE	AC24	AB25	O/Z	Asynchronous memory output enable					
AWE	AD23	AE22	O/Z	Asynchronous memory write enable					
ARDY	W23	Y26	I	Asynchronous memory ready input					



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### Signal Descriptions (Continued) SIGNAL TYPE<sup>†</sup> DESCRIPTION GGP, GJC GJL NAME PIN NO. PIN NO. EMIF - SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL SSADS AC20 AD19 O/Z SBSRAM address strobe SSOE AF21 AD18 O/Z SBSRAM output enable SSWE AD19 AF18 O/Z SBSRAM write enable SSCLK AD17 0 AC15 SBSRAM clock EMIF - SYNCHRONOUS DRAM (SDRAM) CONTROL SDA10 AC19 AD21 O/Z SDRAM address 10 (separate for deactivate command) SDRAS AF24 AD21 O/Z SDRAM row-address strobe SDCAS AC20 O/Z AD22 SDRAM column-address strobe SDWE AF23 AE21 O/Z SDRAM write enable SDCLK AE20 AC17 0 SDRAM clock **EMIF – BUS ARBITRATION** HOLD AA25 Y25 L Hold request from the host HOLDA C9 0 Α7 Hold-request acknowledge to the host TIMERS TOUT1 H24 K23 0 Timer 1 or general-purpose output TINP1 K24 L23 I Timer 1 or general-purpose input TOUTO M4 M4 0 Timer 0 or general-purpose output TINP0 K4 H2 T Timer 0 or general-purpose input DMA ACTION COMPLETE STATUS DMAC3 D2 E1 DMAC2 F4 F2 0 DMA action complete DMAC1 G3 D1 E2 DMAC0 H4 MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) CLKS1 E25 F26 External clock source (as opposed to internal) Т CLKR1 H23 H25 I/O/Z Receive clock CLKX1 F26 J24 I/O/Z Transmit clock DR1 D26 H23 Receive data Т DX1 G23 G25 0/7 Transmit data FSR1 E26 J23 I/O/Z Receive frame sync FSX1 G26 F25 I/O/Z Transmit frame sync



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

			Sigr	nal Descriptions (Continued)
	SIGNAL	GJL	TYPE <sup>†</sup>	
NAME	GGP, GJC PIN NO.	DESCRIPTION		
		MU	LTICHAN	NEL BUFFERED SERIAL PORT 0 (McBSP0)
CLKS0	L4	L4	I	External clock source (as opposed to internal)
CLKR0	M2	M2	I/O/Z	Receive clock
CLKX0	L1	M3	I/O/Z	Transmit clock
DR0	J1	J1	I	Receive data
DX0	R1	P4	O/Z	Transmit data
FSR0	P4	N3	I/O/Z	Receive frame sync
FSX0	P3	N4	I/O/Z	Transmit frame sync
				RESERVED FOR TEST
RSV0	T2	Т3	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV1	G2	F1	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV2	C11	C11	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV3	B9	D10	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV4	A6	D9	I	Reserved for testing, <i>pulldown</i> with a dedicated 20-k $\Omega$ resistor
RSV5	C8	A7	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV6	C21	D18	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV7	B22	C19	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV8	A23	D19	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor
RSV9	E4	F3	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)
				UNCONNECTED PINS
	A8	AF20		
	B8	AE18	1	
	C9	AE17	1	
	D10	_	1	
	D21	_	1	
NC	G1	J4	1	Unconnected pins
	H1	J3		
	H2	G1		
	J2	K4		
	К3	J2		
	R2	R2	1	

 $\dagger I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground$ 



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

Signal Descriptions (Continued)								
	SIGNAL							
NAME	GGP, GJC PIN NO.	GJL PIN NO.	TYPE <sup>†</sup>	DESCRIPTION				
				3.3-V SUPPLY VOLTAGE PINS				
	A10	A5						
	A15	A11						
	A18	A16						
	A21	A22						
	A22	B7						
	B7	B8						
	C1	B19						
	D17	B20						
	F3	C10						
	G24	C14						
	G25	C17						
	H25	G4						
	J25	G23						
	L25	H3						
	M3	H24						
	N3	K3						
	N23	K24						
	R26	L1						
	T24	L26						
DVDD	U24	N24	S	3.3-V supply voltage				
	W24	P3	Ū					
	Y4	T1						
	AB3	T26						
	AB4	U3						
	AB26	U24						
	AC6	W3						
	AC10	W24						
	AC19	Y4						
	AC21	Y23						
	AC22	AD10						
	AC25	AD13						
	AD11	AD17						
	AD13	AE7						
	AD15	AE8						
	AD18	AE19						
	AE18	AE20						
	AE21	AF5						
	AF5	AF11						
	AF6	AF16						
<b>.</b>	AF17	AF22		v Voltage, GND = Ground				



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

	Signal Descriptions (Continued)									
	SIGNAL									
NAME	GGP, GJC PIN NO.	GJL PIN NO.	TYPE <sup>†</sup>	DESCRIPTION						
2.5-V SUPPLY VOLTAGE PINS FOR 'C6201 1.8-V SUPPLY VOLTAGE PINS FOR 'C6201B										
	A5	A1								
	A12	A2								
	A16	A3								
	A20	A24								
	B2	A25								
	B6	A26								
	B11	B1								
	B12	B2								
	B25	B3								
	C3	B24								
	C15	B25								
	C20	B26								
	C24	C1								
	D4	C2								
	D6	C3	1							
	D7	C4								
	D9	C23								
	D14	C24								
CVDD	D18	C25	S	2.5-V supply voltage for 'C6201						
	D20	C26		1.8-V supply voltage for 'C6201B						
	D23	D3								
	E1	D4								
	F1	D5								
	H4	D22								
	J4	D23								
	J23	D24								
	K1	E4								
	K23	E23								
	M1	AB4								
	M24 N4	AB23 AC3								
	N25	AC3 AC4	-							
	P2	AC4 AC5								
	P23	AC3 AC22								
	T3	AC22 AC23								
	T4	AC24								
	U1	AD1								
	V4	AD1 AD2								
				v Veltage CND - Cround						



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

			Sigr	nal Descriptions (Continued)						
	SIGNAL		_							
NAME	GGP, GJC PIN NO.	GJL PIN NO.	TYPE <sup>†</sup>	DESCRIPTION						
2.5-V SUPPLY VOLTAGE PINS FOR 'C6201 1.8-V SUPPLY VOLTAGE PINS FOR 'C6201B (CONTINUED) V23 AD3										
	V23	AD3								
	AC4	AD4								
	AC9	AD23								
	AC12	AD24								
	AC13	AD25								
	AC18	AD26								
	AC23	AE1								
	AD3	AE2								
CV/==	AD8	AE3	S	2.5-V supply voltage for 'C6201						
CVDD	AD14	AE24	3	1.8-V supply voltage for 'C6201B						
	AD24	AE25								
	AE2	AE26								
	AE8	AF1								
	AE12	AF2								
	AE25	AF3								
	AF12	AF24								
	_	AF25								
	-	AF26								
	-			GROUND PINS						
	A1	A4								
	A2	A6								
	A4	A8								
	A13	A10								
	A14	A13								
	A25	A14								
	A26	A15								
	B1	A17								
	B3	A19								
V <sub>SS</sub>	B5	A21	GND	Ground pins						
	B24	A23								
	B26	B4								
	C2	B12								
	C7	B13								
	C13	B14								
	C16	B23								
	C17	C5								
	C25	C22								
	D13	D1								



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

	Signal Descriptions (Continued)								
	SIGNAL								
NAME	GGP, GJC PIN NO.	GJL PIN NO.	түре†	DESCRIPTION					
				GROUND PINS (CONTINUED)					
	D19	D2							
	E3	D6							
	E24	D21							
	F2	D25							
	F24	D26							
	G3	E3							
	G4	E24							
	G26	F4							
	J3	F23							
	L23	H1							
	L26	H26							
	M23	K1							
	N1	K26							
	N2	M1							
	N24	M26							
	N26	N1							
	P1	N2							
	P26	N25							
VSS	R24	N26	GND	Ground pins					
	T25	P1							
	U2	P2							
	U23	P25							
	V1	P26							
	V3	R1							
	Y3	R26							
	Y25	U1							
	AA3	U26							
	AA23	W1							
	AB23 AC2	W26 AA4							
	AC2 AC5	AA4 AA23							
	AC5 AC7	AA23 AB3							
	AC14	AB3 AB24							
	AC14 AC16	AC1							
	AC10 AD2	AC1 AC2							
	AD12	AC2							
	AD12 AD16	AC0 AC21							
	AD10 AD20	AC25							




SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

Signal Descriptions (Continued)								
	SIGNAL							
NAME	GGP, GJC PIN NO.	GJL PIN NO.	TYPE <sup>†</sup>	DESCRIPTION				
				GROUND PINS (CONTINUED)				
	AD25	AC26						
	AE1	AD5	1					
	AE3	AD22						
	AE7	AE4						
	AE9	AE13						
	AE13	AE14						
	AE16	AE23						
	AE19	AF4						
	AE23	AF6						
VSS	AE24	AF8	GND	Ground pins				
	AE26	AF10						
	AF1	AF12						
	AF2	AF13						
	AF8	AF14	1					
	AF10	AF15	]					
	AF13	AF17						
	AF14	AF19	]					
	AF25	AF21	]					
	AF26	AF23	<u> </u>					



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### functional block diagram





SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### signal groups





Figure 1. CPU and Peripheral Signals



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### signal groups (continued)







SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### **CPU** description

The CPU fetches VelociTI advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the 'C6200<sup>†</sup> CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see Figure 3 and Figure 4). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the 'C6200 CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The 'C6200 CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

<sup>†</sup> Where unique device characteristics are specified, TMS320C6201 and TMS320C6201B identifiers are used. For generic characteristics, no identifiers are needed, 'C62xx is used, or 'C6200 is used.



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### **CPU description (continued)**






Figure 3. TMS320C6200 CPU Block Diagram



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### CPU description (continued)








#### clock PLL

All of the 'C62xx clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which generates the internal CPU clock, or bypasses the PLL to become the CPU clock.

To use the PLL to generate the CPU clock, the filter circuit shown in Figure 5 must be properly designed. Note that for 'C6201, the EMI filter must be powered by the core voltage (2.5 V), and for 'C6201B, it must be powered by the I/O voltage (3.3 V).

To configure the 'C62xx PLL clock for proper operation, see Figure 5 and Table 1. To minimize the clock jitter, a single clean power supply should power both the 'C62x device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. See the *input and output clocks* section for input clock timing requirements.



- NOTES: A. For the 'C6201 CLKMODE x4, values for C1, C2, and R1 depend on CLKIN and CLKOUT frequencies.
  - For the 'C6201B CLKMODE x4, values for C1, C2, and R1 are fixed and apply to all valid frequency ranges of CLKIN and CLKOUT.
    B. For CLKMODE x1, the PLL is bypassed and all six external PLL components can be removed. For this case, the PLLV terminal has to be connected to a clean supply and the PLLG and PLLF terminals should be tied together.
  - C. Due to overlap of frequency ranges when choosing the PLLFREQ, more than one frequency range can contain the CLKOUT1 frequency. Choose the lowest frequency range that includes the desired frequency. For example, CLKOUT1 = 133 MHz, a PLLFREQ value of 000b should be used for both the 'C6201 and the 'C6201B. For CLKOUT1 = 200 MHz, PLLFREQ should be set to 010b for the 'C6201 or 001b for the 'C6201B. PLLFREQ values other than 000b, 001b, and 010b are reserved.
  - D. EMI filter manufacturer TDK part number ACF451832-153-T
  - E. For the 'C6201B, the 3.3-V supply for the EMI filter (and PLLV) must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.

#### Figure 5. PLL Block Diagram



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### clock PLL (continued)

CYCLE TIME (ns)	CLKMODE	CLKIN (MHz)	CLKOUT1 (MHz)	R1 (Ω)	C1 (μF)	C2 (pF)	EMI FILTER PART NO.‡	TYPICAL LOCK TIME (μs)§
5	x4	50	200	16.9	0.15	2700	TDK #153	59
5.5	x4	45.5	181.8	13.7	0.18	3900	TDK #153	49
6	x4	41.6	166.7	17.4	0.15	3 3 0 0	TDK #153	68
6.5	x4	38.5	153.8	16.2	0.18	3900	TDK #153	70
7	x4	35.7	142.9	15	0.22	3900	TDK #153	72
7.5	x4	33.3	133.3	16.2	0.22	3900	TDK #153	84
8	x4	31.3	125	14	0.27	4700	TDK #153	77
8.5	x4	29.4	117.7	11.8	0.33	6800	TDK #153	67
9	x4	27.7	111.1	11	0.39	6800	TDK #153	68
9.5	x4	26.3	105.3	10.5	0.39	8200	TDK #153	65
10	x4	25	100	10	0.47	8200	TDK #153	68

#### Table 1. TMS320C6201 PLL Component Selection Table<sup>†</sup>

<sup>†</sup> For CLKMODE x1, the PLL is bypassed and all six external PLL components can be removed. For this case, the PLLV terminal has to be connected to a clean supply and the PLLG and PLLF terminals should be tied together.

<sup>‡</sup>Full EMI filter part number : ACF 451832-153-T

§ Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

#### Table 2. TMS320C6201B PLL Component Selection Table<sup>†</sup>

CLKMODE	<b>R1</b>	C1	C2	EMI FILTER	TYPICAL
	(Ω)	(nF)	(pF)	PART NO.‡	LOCK TIME (μs)§
x4	60.4	27	560	TDK #153	75

<sup>†</sup> For CLKMODE x1, the PLL is bypassed and all six external PLL components can be removed. For this case, the PLLV terminal has to be connected to a clean supply and the PLLG and PLLF terminals should be tied together.

<sup>‡</sup>Full EMI filter part number : ACF 451832-153-T

§ Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

#### power supply sequencing

For the 'C6201 device, the 2.5-V supply powers the core and the 3.3-V supply powers the I/O buffers. For the 'C6201B device, the 1.8-V supply powers the core and the 3.3-V supply powers the I/O buffers. The core supply should be powered up first, or at the same time as the I/O buffers. This is to ensure that the I/O buffers have valid inputs from the core before the output buffers are powered up, thus preventing bus contention with other chips on the board.



#### development support

Texas Instruments (TI<sup>™</sup>) offers an extensive line of development tools for the 'C6200 generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 'C6200-based applications:

#### Software Development Tools:

Assembly optimizer Assembler/Linker Simulator Optimizing ANSI C compiler Application algorithms C/Assembly debugger and code profiler

#### Hardware Development Tools:

Extended development system (XDS<sup>™</sup>) emulator (supports 'C6200 multiprocessor system debug) EVM (Evaluation Module)

The TMS320 DSP Development Support Reference Guide (SPRU011) contains information about development-support products for all TMS320 family member devices, including documentation. See this document for further information on TMS320 documentation or any TMS320 support products from Texas Instruments. An additional document, the TMS320 Third-Party Support Reference Guide (SPRU052), contains information about TMS320-related products from other companies in the industry. To receive TMS320 literature, contact the Literature Response Center at 800/477-8924.

See Table 3 for a complete listing of development-support tools for the 'C6200. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

DEVELOPMENT TOOL	PLATFORM	PART NUMBER
· · · · · · · · · · · · · · · · · · ·	Software	
C Compiler/Assembler/Linker/Assembly Optimizer	Win32™	TMDX3246855-07
C Compiler/Assembler/Linker/Assembly Optimizer	SPARC <sup>™</sup> Solaris <sup>™</sup>	TMDX324655-07
Simulator	Win32	TMDS3246851-07
Simulator	SPARC Solaris	TMDS3246551-07
XDS510 <sup>™</sup> Debugger/Emulation Software	Win32, Windows NT™	TMDX324016X-07
	Hardware	
XDS510 Emulator <sup>†</sup>	PC	TMDS00510
XDS510WS™ Emulator <sup>‡</sup>	SCSI	TMDS00510WS
·	Software/Hardware	
EVM Evaluation Kit	PC/Win95/Windows NT	TMDX3260A6201
EVM Evaluation Kit (including TMDX3246855–07)	PC/Win95/Windows NT	TMDX326006201

#### Table 3. TMS320C6xx Development-Support Tools

† Includes XDS510 board and JTAG emulation cable. TMDX324016X-07 C-source Debugger/Emulation software is not included.

<sup>‡</sup> Includes XDS510WS box, SCSI cable, power supply, and JTAG emulation cable.

TI, XDS, XDS510, and XDS510WS are trademarks of Texas Instruments Incorporated.

Win32 and Windows NT are trademarks of Microsoft Corporation. SPARC is a trademark of SPARC International, Inc.

Solaris is a trademark of Sun Microsystems, Inc.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow follows.

Device development evolutionary flow:

- **TMX** Experimental device that is not necessarily representative of the final device's electrical specifications
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
- **TMS** Fully qualified production device

Support tool development evolutionary flow:

- **TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.
- **TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."


TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GGP, GJC, or GJL) and the device speed range in megahertz (for example, -200 is 200 MHz). Figure 6 provides a legend for reading the complete device name for any TMS320 family member.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998



BGA = Ball Grid Array

Figure 6. TMS320 Device Nomenclature (Including TMS320C6201/TMS320C6201B)



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### documentation support

Extensive documentation supports all TMS320 family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices; technical briefs; development-support tools; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the 'C6x devices:

The *TMS320C62x/C67x CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the 'C62x/C67x CPU architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6201/C6701 Peripherals Reference Guide* (literature number SPRU190) describes functionally the peripherals available on 'C6x devices, such as the external memory interface (EMIF), host-port interface (HPI), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA) controller, clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The *TMS320C62x/C67x Programmer's Guide* (literature number SPRU198) describes ways to optimize C and assembly code for 'C6x devices and includes application program examples.

The *TMS320C6x Optimizing C Compiler User's Guide* (literature number SPRU187) describes the 'C6x C compiler and the assembly optimizer, explaining that the C compiler accepts ANSI standard C source code, and produces assembly language source code for the 'C6x generation devices, and that the assembly optimizer helps to optimize the programmer's assembly code.

The *TMS320C6x C Source Debugger User's Guide* (literature number SPRU188) describes how to invoke the 'C6x simulator and emulator versions of the C source debugger interface and discusses various aspects of the debugger, including: command entry, code execution, data management, breakpoints, profiling, and analysis.

The *TMS320C6x Peripheral Support Library Programmer's Reference* (literature number SPRU273) describes the contents of the 'C6x peripheral support library of functions and macros. It lists functions and macros both by header file and alphabetically, provides a complete description of each, and gives code examples to show how they are used.

The *TMS320C6x Evaluation Module Reference Guide* (literature number SPRU269) provides instructions for installing and operating the 'C6x evaluation module. It also includes support software documentation, application programming interfaces, and technical reference material.

The *TMS320C62x/C67x Technical Brief* (literature number SPRU197) gives an introduction to the 'C62x/C67x devices, associated development tools, and third-party support.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support DSP research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service (BBS) provides access to information pertaining to the TMS320 family, including documentation, source code, and object code for many DSP algorithms and utilities. The BBS can be reached at 281/274-2323.

Information regarding TI DSP products is also available on the Worldwide Web at http://www.ti.com uniform resource locator (URL).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, CV <sub>DD</sub> (see Note 1) for 'C6201	3 V to 3 V
Supply voltage range, CV <sub>DD</sub> (see Note 1) for 'C6201B	√ to 2.3 V
Supply voltage range, DV <sub>DD</sub> (see Note 1) –0.3	3 V to 4 V
Input voltage range	3 V to 4 V
Output voltage range	3 V to 4 V
Operating case temperature range, T <sub>C</sub> 0°C	C to 90°C
Storage temperature range, T <sub>stg</sub> 55°C	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 NOTE 1: All voltage values are with respect to V<sub>SS</sub>.

recommended operating conditions

			'C6201			C6201B		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
CVDD	Supply voltage	2.38	2.50	2.62	1.71	1.8	1.89	V
DVDD	Supply voltage	3.14	3.30	3.46	3.14	3.30	3.46	V
VSS	Supply ground	0	0	0	0	0	0	V
VIH	High-level input voltage	2.0			2.0	2		V
VIL	Low-level input voltage			0.8		<i>(</i> )	0.8	V
ЮН	High-level output current			-12	ć	ິດ	-12	mA
IOL	Low-level output current			12	2		12	mA
ТС	Operating case temperature	0		90	0		90	°C



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

## electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

		TEST CONDITIONS		'C6201		'(	C6201B		UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	DV <sub>DD</sub> = MIN, I <sub>OH</sub> = MAX	2.4			2.4			V
V <sub>OL</sub>	Low-level output voltage	DV <sub>DD</sub> = MIN, I <sub>OL</sub> = MAX		-	0.6			0.6	V
lj –	Input current <sup>†</sup>	V <sub>I</sub> = V <sub>SS</sub> to DV <sub>DD</sub>			±10		1	±10	uA
I <sub>OZ</sub>	Off-state output current	$V_{O} = DV_{DD} \text{ or } 0 V$			±10		2	±10	uA
I <sub>DD2V</sub>	Supply current, CPU + CPU memory access‡	CV <sub>DD</sub> = NOM, CPU clock = 167 MHz		1860			780		mA
I <sub>DD2V</sub>	Supply current, peripherals§	CV <sub>DD</sub> = NOM, CPU clock = 167 MHz		200		PRO.	140		mA
I <sub>DD3V</sub>	Supply current, I/O pins¶	DV <sub>DD</sub> = NOM, CPU clock = 167 MHz		100			100		mA
Ci	Input capacitance				10			10	pF
Co	Output capacitance				10			10	pF

<sup>†</sup> TMS and TDI are not included due to internal pullups.

TRST is not included due to internal pulldown.

<sup>‡</sup> Measured with average CPU activity:


50% of time:	8 instructions per cycle, 32-bit DMEM access per cycle
50% of time:	2 instructions per cycle, 16-bit DMEM access per cycle
§ Measured with av	rerage peripheral activity:
50% of time:	Timers at max rate
	McBSPs at E1 rate
	DMA burst transfer between DMEM and SDRAM
50% of time:	Timers at max rate
	McBSPs at E1 rate
	DMA servicing McBSPs
¶ Measured with av	rerage I/O activity (30-pF load, SDCLK on):
25% of time:	Reads from external SDRAM
25% of time:	Writes to external SDRAM

50% of time: No activity



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> Typical distributed load circuit capacitance

Figure 7. TTL-Level Outputs

#### signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 8. Input and Output Voltage Reference Levels for AC Timing Measurements



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### INPUT AND OUTPUT CLOCKS

#### timing requirements for CLKIN<sup>†</sup> (see Figure 9) ('C6201)

	p.		'C6201-167					'C620	1-200		
NO.			CLKN = 2	-	CLKN = X	-	CLKN = X	-	CLKN = X		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	<sup>t</sup> c(CLKIN)	Cycle time, CLKIN	24		6		20		5		ns
2	<sup>t</sup> w(CLKINH)	Pulse duration, CLKIN high	9.8		2.7		8		2.25		ns
3	<sup>t</sup> w(CLKINL)	Pulse duration, CLKIN low	9.8		2.7		8		2.25		ns
4	<sup>t</sup> t(CLKIN)	Transition time, CLKIN		5		0.6		5		0.6	ns

<sup>†</sup> The reference points for the rise and fall transitions are measured at 20% and 80%, respectively, of VIH.

#### timing requirements for CLKIN (see Figure 9) ('C6201B)

				'C620′	IB-167			'C6201	B-200			'C6201	B-233		
NO.			CLKN = X	-	CLKN = 3	NODE x1	CLKN = 2	-	CLKN =	-	CLKN = 2	-	CLKN = X		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	<sup>t</sup> c(CLKIN)	Cycle time, CLKIN	24	IEW	6	EW	20	<sup>TEW</sup>	5	<sup>TEW</sup>	17.2	IEW	4.3	IEW	ns
2	<sup>t</sup> w(CLKINH)	Pulse duration, CLKIN high	9.8	PREI	2.7	PREV	8	PRE	2.25	PRE	6.9	CRE1	1.9	PREI	ns
3	<sup>t</sup> w(CLKINL)	Pulse duration, CLKIN low	9.8		2.7		8		2.25	7	6.9		1.9		ns
4	<sup>t</sup> t(CLKIN)	Transition time, CLKIN	PAC	5	PR0	0.6	PHO Ha	5	640	0.6	640	5	PAC	0.6	ns




Figure 9. CLKIN Timings

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### INPUT AND OUTPUT CLOCKS (CONTINUED)

#### switching characteristics for CLKOUT1<sup>†‡</sup> (see Figure 10) ('C6201)

NO.		PARAMETER	CLKMO	DE = x4	CLKMOD	)E = x1	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> c(CKO1)	Cycle time, CLKOUT1	P – 0.7	P + 0.7	P – 0.7	P + 0.7	ns
2	<sup>t</sup> w(CKO1H)	Pulse duration, CLKOUT1 high	(P/2) – 0.5	(P/2)+0.5	PH – 0.5	PH + 0.5	ns
3	<sup>t</sup> w(CKO1L)	Pulse duration, CLKOUT1 low	(P/2) – 0.5	(P/2)+0.5	PL-0.5	PL + 0.5	ns
4	<sup>t</sup> t(CKO1)	Transition time, CLKOUT1		0.6		0.6	ns

<sup>†</sup> PH is the high period of CLKOUT1 in ns and PL is the low period of CLKOUT1 in ns.

 $\ddagger P = 1/CPU$  clock frequency in nanoseconds (ns).

#### switching characteristics for CLKOUT1<sup>†‡</sup> (see Figure 10) ('C6201B)

NO.		PARAMETER	°C6201B-167 °C6201B-200 °C6201B-233								
			CLKMO	DE = x4	CLKMOD	DE = x1	-				
			MIN	MAX	MIN	MAX					
1	<sup>t</sup> c(CKO1)	Cycle time, CLKOUT1	P – 0.7	P + 0.7	P – 0.7	P + 0.7	ns				
2	<sup>t</sup> w(CKO1H)	Pulse duration, CLKOUT1 high	(P/2) – 0.5	(P/2) + 0.5	PH – 0.5	PH + 0.5	ns				
3	<sup>t</sup> w(CKO1L)	Pulse duration, CLKOUT1 low	(P/2) - 0.5	(P/2) + 0.5	PL – 0.5	PL + 0.5	ns				
4	<sup>t</sup> t(CKO1)	Transition time, CLKOUT1	<i>S</i> .	0.6	8.	0.6	ns				

<sup>†</sup> PH is the high period of CLKOUT1 in ns and PL is the low period of CLKOUT1 in ns.

 $\ddagger P = 1/CPU$  clock frequency in nanoseconds (ns).




Figure 10. CLKOUT1 Timings




SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### INPUT AND OUTPUT CLOCKS (CONTINUED)

#### switching characteristics for CLKOUT2<sup>†</sup> (see Figure 11)

NO.	IO. PARAMETER			-167 -200	°C6201 °C6201 °C6201	UNIT	
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> c(CKO2)	Cycle time, CLKOUT2	2P – 0.7	2P + 0.7	2P – 0.7	2P + 0.7	ns
2	<sup>t</sup> w(CKO2H)	Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	P – 0.7	P + 0.7	ns
3	<sup>t</sup> w(CKO2L)	Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	P – 0.7	P + 0.7	ns
4	<sup>t</sup> t(CKO2)	Transition time, CLKOUT2		0.6		0.6	ns

† P = 1/CPU clock frequency in ns.





#### SDCLK, SSCLK timing parameters

SDCLK timing parameters are the same as CLKOUT2 parameters.

SSCLK timing parameters are the same as CLKOUT1 or CLKOUT2 parameters, depending on SSCLK configuration.


## switching characteristics for the relation of SSCLK, SDCLK, and CLKOUT2 to CLKOUT1 (see Figure 12)<sup>†</sup>

NO.		PARAMETER	'C620 <sup>,</sup> 'C620 <sup>,</sup>	-	°C6201 °C6201 °C6201	UNIT	
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> d(CKO1-SSCLK)	Delay time, CLKOUT1 edge to SSCLK edge	-1.2	1.6	(P/2) + 0.2	(P/2) + 4.2	ns
2	td(CKO1-SSCLK1/2)	Delay time, CLKOUT1 edge to SSCLK edge (1/2 clock rate)	-1.0	2.4	(P/2) – 1	(P/2) + 2.4	ns
3	<sup>t</sup> d(CKO1-CKO2)	Delay time, CLKOUT1 edge to CLKOUT2 edge	-1.0	2.4	(P/2) – 1	(P/2) + 2.4	ns
4	<sup>t</sup> d(CKO1-SDCLK)	Delay time, CLKOUT1 edge to SDCLK edge	-1.0	2.4	(P/2) – 1	(P/2) + 2.4	ns

 $^{\dagger}P = 1/CPU$  clock frequency in ns.



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



INPUT AND OUTPUT CLOCKS (CONTINUED)

Figure 12. Relation of CLKOUT2, SDCLK, and SSCLK to CLKOUT1



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### **ASYNCHRONOUS MEMORY TIMING**

#### timing requirements for asynchronous memory cycles<sup>†</sup> (see Figure 13 and Figure 14)

NO.				'C6201-167 'C6201-200		B-167	'C6201 'C6201		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
6	<sup>t</sup> su(EDV-CKO1H)	Setup time, read EDx valid before CLKOUT1 high	5.0		5.0	á.	4.0	ć.	ns
7	<sup>t</sup> h(CKO1H-EDV)	Hold time, read EDx valid after CLKOUT1 high	0		0	N. C.M	0.8	N.S.M	ns
10	t <sub>su</sub> (ARDY-CKO1H)	Setup time, ARDY valid before CLKOUT1 high	5.0		5.0		4.0		ns
11	<sup>t</sup> h(CKO1H-ARDY)	Hold time, ARDY valid after CLKOUT1 high	0		0		0.8		ns

<sup>†</sup> To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

#### switching characteristics for asynchronous memory cycles<sup>‡</sup> (see Figure 13 and Figure 14)


NO.	PARAMETER		'C6201-167 'C6201-200		'C6201B-167		<sup>'</sup> C6201B-200 <sup>'</sup> C6201B-233		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
1	td(CKO1H-CEV)	Delay time, CLKOUT1 high to CEx valid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
2	<sup>t</sup> d(CKO1H-BEV)	Delay time, CLKOUT1 high to BEx valid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
3	td(CKO1H-BEIV)	Delay time, CLKOUT1 high to BEx invalid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
4	<sup>t</sup> d(CKO1H-EAV)	Delay time, CLKOUT1 high to EAx valid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
5	td(CKO1H-EAIV)	Delay time, CLKOUT1 high to EAx invalid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
8	td(CKO1H-AOEV)	Delay time, CLKOUT1 high to AOE valid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
9	td(CKO1H-AREV)	Delay time, CLKOUT1 high to ARE valid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns
12	<sup>t</sup> d(CKO1H-EDV)	Delay time, CLKOUT1 high to EDx valid		5.0	2	5.0	4	4.0	ns
13	td(CKO1H-EDIV)	Delay time, CLKOUT1 high to EDx invalid	-1.0		-1.0		-0.2		ns
14	td(CKO1H-AWEV)	Delay time, CLKOUT1 high to AWE valid	-1.0	5.0	-1.0	5.0	-0.2	4.0	ns

<sup>‡</sup> The minimum delay is also the minimum output hold after CLKOUT1 high.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



#### **ASYNCHRONOUS MEMORY TIMING (CONTINUED)**






Figure 14. Asynchronous Memory Write Timing



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### SYNCHRONOUS-BURST MEMORY TIMING

#### timing requirements for synchronous-burst SRAM cycles (full-rate SSCLK) (see Figure 15)

NO.			°C6201-167 °C6201-200		'C6201B-167 'C6201B-200 'C6201B-233	UNIT
			MIN MA	MAX	MIN MAX	
7	<sup>t</sup> su(EDV-SSCLKH)	Setup time, read EDx valid before SSCLK high	1.5		1.5	ns
8	<sup>t</sup> h(SSCLKH-EDV)	Hold time, read EDx valid after SSCLK high	1.2		1.5	ns

## switching characteristics for synchronous-burst SRAM cycles<sup>†</sup> (full-rate SSCLK) (see Figure 15 and Figure 16)


NO.	PARAMETER		'C6201 'C6201	-	<sup>°</sup> C6201B-167 <sup>°</sup> C6201B-200 <sup>°</sup> C6201B-233		UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> su(CEV-SSCLKH)	Setup time, CEx valid before SSCLK high	P – 4		0.5P – 1.3		ns
2	<sup>t</sup> oh(SSCLKH-CEV)	Output hold time, CEx valid after SSCLK high	0		0.5P – 2.3		ns
3	<sup>t</sup> su(BEV-SSCLKH)	Setup time, BEx valid before SSCLK high	P – 4		0.5P – 1.3		ns
4	<sup>t</sup> oh(SSCLKH-BEIV)	Output hold time, BEx invalid after SSCLK high	1		0.5P – 2.3	7	ns
5	<sup>t</sup> su(EAV-SSCLKH)	Setup time, EAx valid before SSCLK high	P – 4		0.5P – 1.3	15	ns
6	<sup>t</sup> oh(SSCLKH-EAIV)	Output hold time, EAx invalid after SSCLK high	1		0.5P – 2.3	۲EI	ns
9	<sup>t</sup> su(ADSV-SSCLKH)	Setup time, SSADS valid before SSCLK high	P – 3		0.5P – 1.3		ns
10	<sup>t</sup> oh(SSCLKH-ADSV)	Output hold time, SSADS valid after SSCLK high	0		0.5P – 2.3		ns
11	<sup>t</sup> su(OEV-SSCLKH)	Setup time, SSOE valid before SSCLK high	P – 4		0.5P 1.3		ns
12	<sup>t</sup> oh(SSCLKH-OEV)	Output hold time, SSOE valid after SSCLK high	0		0.5P – 2.3		ns
13	<sup>t</sup> su(EDV-SSCLKH)	Setup time, EDx valid before SSCLK high	P – 4		0.5P – 1.3		ns
14	<sup>t</sup> oh(SSCLKH-EDIV)	Output hold time, EDx invalid after SSCLK high	1		0.5P – 2.3		ns
15	<sup>t</sup> su(WEV-SSCLKH)	Setup time, SSWE valid before SSCLK high	P – 3		0.5P – 1.3		ns
16	<sup>t</sup> oh(SSCLKH-WEV)	Output hold time, SSWE valid after SSCLK high	0		0.5P – 2.3		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter or SSCLK duty cycle. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.





SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



#### SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)









SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

## timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK) (see Figure 17) ('C6201)

NO.			'C6201-167		'C6201-200		UNIT
NO.			MIN	MAX	MIN	MAX	UNIT
7	t <sub>su</sub> (EDV-SSCLKH)	Setup time, read EDx valid before SSCLK high	3.6		3.6		ns
8	<sup>t</sup> h(SSCLKH-EDV)	Hold time, read EDx valid after SSCLK high	1.2		1.2		ns

# switching characteristics for synchronous-burst SRAM cycles<sup>†</sup> (half-rate SSCLK) (see Figure 17 and Figure 18) ('C6201)

NO.		PARAMETER		'C6201-167		'C6201-200	
NO.	FARAWETER		MIN	MAX	MIN	MAX	UNIT
1	<sup>t</sup> su(CEV-SSCLKH)	Setup time, CEx valid before SSCLK high	P – 3.4		P – 3.4		ns
2	<sup>t</sup> oh(SSCLKH-CEV)	Output hold time, CEx valid after SSCLK high	P – 5		P – 4		ns
3	<sup>t</sup> su(BEV-SSCLKH)	Setup time, BEx valid before SSCLK high	P – 3.3		P – 2.3		ns
4	<sup>t</sup> oh(SSCLKH-BEIV)	Output hold time, BEx invalid after SSCLK high	P – 5		P – 4		ns
5	<sup>t</sup> su(EAV-SSCLKH)	Setup time, EAx valid before SSCLK high	P – 3.3		P – 2.3		ns
6	toh(SSCLKH-EAIV)	Output hold time, EAx invalid after SSCLK high	P – 5		P – 4		ns
9	tsu(ADSV-SSCLKH)	Setup time, SSADS valid before SSCLK high	P – 3.3		P – 2.3		ns
10	toh(SSCLKH-ADSV)	Output hold time, SSADS valid after SSCLK high	P – 5		P – 4		ns
11	<sup>t</sup> su(OEV-SSCLKH)	Setup time, SSOE valid before SSCLK high	P – 3.3		P – 3.1		ns
12	<sup>t</sup> oh(SSCLKH-OEV)	Output hold time, SSOE valid after SSCLK high	P – 5		P – 4		ns
13	<sup>t</sup> su(EDV-SSCLKH)	Setup time, EDx valid before SSCLK high	P – 3.3		P – 2.3		ns
14	toh(SSCLKH-EDIV)	Output hold time, EDx invalid after SSCLK high	P – 5		P – 4		ns
15	tsu(WEV-SSCLKH)	Setup time, SSWE valid before SSCLK high	P – 3.3		P – 2.3		ns
16	<sup>t</sup> oh(SSCLKH-WEV)	Output hold time, SSWE valid after SSCLK high	P – 5		P – 4		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter or SSCLK duty cycle. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

### SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

# timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK) (see Figure 17) ('C6201B)

NO.				'C6201B-167		B-200	'C6201B-233		UNIT
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
7	tsu(EDV-SSCLKH)	Setup time, read EDx valid before SSCLK high	3.5		2.5		1.1		ns
8	<sup>t</sup> h(SSCLKH-EDV)	Hold time, read EDx valid after SSCLK high	1.5		1.5		1.5		ns


# switching characteristics for synchronous-burst SRAM cycles<sup>†</sup> (half-rate SSCLK) (see Figure 17 and Figure 18) ('C6201B)

NO.	В	ARAMETER	'C6201B	·167	'C6201B·	-200	'C6201B	-233	UNIT
NO.	E E	ARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	
1	<sup>t</sup> su(CEV-SSCLKH)	Setup time, CEx valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
2	<sup>t</sup> oh(SSCLKH-CEV)	Output hold time, CEx valid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns
3	<sup>t</sup> su(BEV-SSCLKH)	Setup time, BEx valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
4	<sup>t</sup> oh(SSCLKH-BEIV)	Output hold time, BEx invalid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns
5	<sup>t</sup> su(EAV-SSCLKH)	Setup time, EAx valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
6	<sup>t</sup> oh(SSCLKH-EAIV)	Output hold time, EAx invalid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns
9	<sup>t</sup> su(ADSV-SSCLKH)	Setup time, SSADS valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
10	<sup>t</sup> oh(SSCLKH-ADSV)	Output hold time, SSADS valid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns
11	<sup>t</sup> su(OEV-SSCLKH)	Setup time, SSOE valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
12	<sup>t</sup> oh(SSCLKH-OEV)	Output hold time, SSOE valid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns
13	<sup>t</sup> su(EDV-SSCLKH)	Setup time, EDx valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
14	<sup>t</sup> oh(SSCLKH-EDIV)	Output hold time, EDx invalid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns
15	<sup>t</sup> su(WEV-SSCLKH)	Setup time, SSWE valid before SSCLK high	1.5P – 4.5		1.5P – 3		1.5P – 2.2		ns
16	<sup>t</sup> oh(SSCLKH-WEV)	Output hold time, SSWE valid after SSCLK high	0.5P – 2		0.5P – 1.5		0.5P – 1.1		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter or SSCLK duty cycle. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




SPRS051D - JANUARY 1997 - REVISED AUGUST 1998













SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### SYNCHRONOUS DRAM TIMING

#### timing requirements for synchronous DRAM cycles (see Figure 19) ('C6201)

NO.			'C620	1-167	'C620	1-200	UNIT
NO.			MIN	MAX	MIN	MAX	UNIT
7	t <sub>su</sub> (EDV-SDCLKH)	Setup time, read EDx valid before SDCLK high	3.5		1.5		ns
8	<sup>t</sup> h(SDCLKH-EDV)	Hold time, read EDx valid after SDCLK high	1.2		1.2		ns

### switching characteristics for synchronous DRAM cycles<sup>†</sup> (see Figure 19–Figure 24) ('C6201)

NO.		PARAMETER	'C6201-167	'C6201-200	UNIT
NO.		FARAMETER	MIN MAX	MIN MAX	UNIT
1	<sup>t</sup> su(CEV-SDCLKH)	Setup time, CEx valid before SDCLK high	P – 3.5	P – 2.5	ns
2	<sup>t</sup> oh(SDCLKH-CEV)	Output hold time, CEx valid after SDCLK high	P – 4.5	P – 3.5	ns
3	<sup>t</sup> su(BEV-SDCLKH)	Setup time, BEx valid before SDCLK high	P – 3.5	P – 2.5	ns
4	<sup>t</sup> oh(SDCLKH-BEIV)	Output hold time, BEx invalid after SDCLK high	P – 4.5	P – 3.5	ns
5	<sup>t</sup> su(EAV-SDCLKH)	Setup time, EAx valid before SDCLK high	P – 3.5	P – 2.5	ns
6	<sup>t</sup> oh(SDCLKH-EAIV)	Output hold time, EAx invalid after SDCLK high	P – 4.5	P – 3.5	ns
9	<sup>t</sup> su(SDCAS-SDCLKH)	Setup time, SDCAS valid before SDCLK high	P – 3.5	P – 2.5	ns
10	toh(SDCLKH-SDCAS)	Output hold time, SDCAS valid after SDCLK high	P – 4.5	P – 3.5	ns
11	<sup>t</sup> su(EDV-SDCLKH)	Setup time, EDx valid before SDCLK high	P – 3.5	P – 2.5	ns
12	toh(SDCLKH-EDIV)	Output hold time, EDx invalid after SDCLK high	P – 4.5	P – 3.5	ns
13	tsu(SDWE-SDCLKH)	Setup time, SDWE valid before SDCLK high	P – 3.5	P – 2.5	ns
14	toh(SDCLKH-SDWE)	Output hold time, SDWE valid after SDCLK high	P – 4.5	P – 3.5	ns
15	<sup>t</sup> su(SDA10V-SDCLKH)	Setup time, SDA10 valid before SDCLK high	P – 3.5	P – 2.5	ns
16	toh(SDCLKH-SDA10IV)	Output hold time, SDA10 invalid after SDCLK high	P – 4.5	P – 3.5	ns
17	<sup>t</sup> su(SDRAS-SDCLKH)	Setup time, SDRAS valid before SDCLK high	P – 3.5	P – 2.5	ns
18	toh(SDCLKH-SDRAS)	Output hold time, SDRAS valid after SDCLK high	P – 4.5	P – 3.5	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter or SDCLK duty cycle. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

### SYNCHRONOUS DRAM TIMING (CONTINUED)

#### timing requirements for synchronous DRAM cycles (see Figure 19) ('C6201B)

NO.				'C6201B-167		'C6201B-200		'C6201B-233	
NO.			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
7	t <sub>su</sub> (EDV-SDCLKH)	Setup time, read EDx valid before SDCLK high	1.5		1		1		ns
8	<sup>t</sup> h(SDCLKH-EDV)	Hold time, read EDx valid after SDCLK high	3		3		3		ns

### switching characteristics for synchronous DRAM cycles<sup>†</sup> (see Figure 19–Figure 24) ('C6201B)


NO		AMETER	'C6201B-	167	'C6201B-200		'C6201B-233		UNIT	
NO.	PAR	AMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
1	<sup>t</sup> su(CEV-SDCLKH)	Setup time, CEx valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
2	<sup>t</sup> oh(SDCLKH-CEV)	Output hold time, CEx valid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
3	<sup>t</sup> su(BEV-SDCLKH)	Setup time, BEx valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
4	<sup>t</sup> oh(SDCLKH-BEIV)	Output hold time, BEx invalid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
5	<sup>t</sup> su(EAV-SDCLKH)	Setup time, EAx valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
6	<sup>t</sup> oh(SDCLKH-EAIV)	Output hold time, EAx invalid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
9	<sup>t</sup> su(SDCAS-SDCLKH)	Setup time, SDCAS valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
10	<sup>t</sup> oh(SDCLKH-SDCAS)	Output hold time, SDCAS valid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
11	<sup>t</sup> su(EDV-SDCLKH)	Setup time, EDx valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
12	<sup>t</sup> oh(SDCLKH-EDIV)	Output hold time, EDx invalid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
13	<sup>t</sup> su(SDWE-SDCLKH)	Setup time, SDWE valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
14	<sup>t</sup> oh(SDCLKH-SDWE)	Output hold time, SDWE valid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
15	<sup>t</sup> su(SDA10V-SDCLKH)	Setup time, SDA10 valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
16	<sup>t</sup> oh(SDCLKH-SDA10IV)	Output hold time, SDA10 invalid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	
17	<sup>t</sup> su(SDRAS-SDCLKH)	Setup time, SDRAS valid before SDCLK high	1.5P – 4		1.5P – 3.5		1.5P – 2.4		ns	
18	<sup>t</sup> oh(SDCLKH-SDRAS)	Output hold time, SDRAS valid after SDCLK high	0.5P – 1.5		0.5P – 1		0.5P – 0.6		ns	

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter or SDCLK duty cycle. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.




SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



#### SYNCHRONOUS DRAM TIMING (CONTINUED)












SPRS051D - JANUARY 1997 - REVISED AUGUST 1998















SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



#### SYNCHRONOUS DRAM TIMING (CONTINUED)









SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

### HOLD/HOLDA TIMING

#### timing requirements for the HOLD/HOLDA cycles<sup>†</sup> (see Figure 25)

NO.			201-167 201-200	'C6201B-167 'C6201B-200 'C6201B-233	UNIT
		MI	N MAX	MIN MAX	
1	t <sub>su</sub> (HOLDH-CKO1H) Setup time, HOLD high before CLKO	UT1 high	5		ns
2	th(CKO1H-HOLDL) Hold time, HOLD low after CLKOUT1	high	2	4	ns


<sup>†</sup> HOLD is synchronized internally. Therefore, if setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle. Thus, HOLD can be an asynchronous input.

#### switching characteristics for the HOLD/HOLDA cycles (see Figure 25)

NO.		PARAMETER		1-167 1-200	'C6201 'C6201 'C6201	B-200	UNIT
			MIN	MAX	MIN	MAX	
3	<sup>t</sup> R(HOLDL-BHZ)	Response time, HOLD low to EMIF Bus high impedance	4	‡	4	- <del>1</del>	CLKOUT1 cycles
4	<sup>t</sup> R(BHZ-HOLDAL)	Response time, EMIF Bus high impedance to $\overline{\text{HOLDA}}$ low	1	2	1	2 ZEW	CLKOUT1 cycles
5	<sup>t</sup> R(HOLDH-HOLDAH)	Response time, HOLD high to HOLDA high	4	6	4	7	CLKOUT1 cycles
6	<sup>t</sup> d(CKO1H-HOLDAL)	Delay time, CLKOUT1 high to HOLDA valid	-1	5	81	8	ns
7	<sup>t</sup> d(CKO1H-BHZ)	Delay time, CLKOUT1 high to EMIF Bus high impedance§	-1	5	\$ 3	11	ns
8	<sup>t</sup> d(CKO1H-BLZ)	Delay time, CLKOUT1 high to EMIF Bus low impedance $\$$	-1	5	3	11	ns
9	<sup>t</sup> R(HOLDH-BLZ)	Response time, HOLD high to EMIF Bus low impedance	3	5	3	6	CLKOUT1 cycles

<sup>‡</sup> All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst cases for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.

§ EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.



† EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.

#### Figure 25. HOLD/HOLDA Timing

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### **RESET TIMING**

#### timing requirements for reset (see Figure 26)

NO.			'C620 <sup>,</sup> 'C620 <sup>,</sup>	-	'C6201 'C6201 'C6201	B-200	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> w(RST)	Width of the $\overline{\text{RESET}}$ pulse (PLL stable)	10		10	JEN	CLKOUT1 cycles
	· · ·	Width of the RESET pulse (PLL needs to sync up) <sup>†</sup>	250		250		μs

<sup>†</sup> The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 μs to stabilize following device powerup or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the *clock PLL* section for PLL lock times.

#### switching characteristics during reset<sup>‡</sup> (see Figure 26)

NO.	PARAMETER		'C620 'C620	-	'C6201B-167 'C6201B-200 'C6201B-233		UNIT	
			MIN	MAX	MIN	MAX		
2	<sup>t</sup> R(RST)	Response time to change of value in RESET signal	2		2		CLKOUT1 cycles	
3	td(CKO1H-CKO2IV)	Delay time, CLKOUT1 high to CLKOUT2 invalid	-1	10	-1	10	ns	
4	td(CKO1H-CKO2V)	Delay time, CLKOUT1 high to CLKOUT2 valid	-1	10	-1	10	ns	
5	td(CKO1H-SDCLKIV)	Delay time, CLKOUT1 high to SDCLK invalid	-1	10	-1	10	ns	
6	td(CKO1H-SDCLKV)	Delay time, CLKOUT1 high to SDCLK valid	-1	10	-1	10	ns	
7	td(CKO1H-SSCKIV)	Delay time, CLKOUT1 high to SSCLK invalid	-1	10	-1	10	ns	
8	td(CKO1H-SSCKV)	Delay time, CLKOUT1 high to SSCLK valid	-1	10	-1	10	ns	
9	td(CKO1H-LOWIV)	Delay time, CLKOUT1 high to low group invalid	-1	10	20	10	ns	
10	td(CKO1H-LOWV)	Delay time, CLKOUT1 high to low group valid	-1		<b>x</b> −1		ns	
11	td(CKO1H-HIGHIV)	Delay time, CLKOUT1 high to high group invalid	-1	10	-1	10	ns	
12	td(CKO1H-HIGHV)	Delay time, CLKOUT1 high to high group valid	-1		-1		ns	
13	<sup>t</sup> d(CKO1H-ZHZ)	Delay time, CLKOUT1 high to Z group high impedance	-1	10	-1	10	ns	
14	<sup>t</sup> d(CKO1H-ZV)	Delay time, CLKOUT1 high to Z group valid	-1		-1		ns	
t low ar	oun consists of:	IACK INUM[3:0] DMAC[3:0] PD TOUT0 and TOUT1						


 Low group consists of: High group consists of: Z group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1

HRDY and HINT

EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998






Figure 26. Reset Timing



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### **EXTERNAL INTERRUPT/RESET TIMING**

#### timing requirements for interrupt response cycles<sup>†</sup> (see Figure 27)

NO.			'C6201-167 'C6201-200		B-167 B-200 B-233	UNIT
		MIN	MAX	MIN	MAX	
3	tw(ILOW) Width of the interrupt pulse low	2		2	JCN	CLKOUT1 cycles
4	<sup>t</sup> w(IHIGH) Width of the interrupt pulse high	2		2		CLKOUT1 cycles

<sup>+</sup> Interrupt signals are synchronized internally and are potentially recognized one cycle later if setup and hold times are violated. Thus, they can be connected to asynchronous inputs.

switching characteristics du	luring interrupt response	cycles (see Figure 27)
------------------------------	---------------------------	------------------------

NO.	PARAMETER			1-167 1-200	'C6201 'C6201 'C6201	B-200	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> R(EINTH-IACKH)	Response time, EXT_INTx high to IACK high	9‡		9‡	VIEW	CLKOUT1 cycles
2	<sup>t</sup> R(ISFP)	Response time, interrupt service fetch packet execution after EXT_INTx high	11‡		11‡	24	CLKOUT1 cycles
5	td(CKO2L-IACKV)	Delay time, CLKOUT2 low to IACK valid	0	10	0	10	ns
6	td(CKO2L-INUMV)	Delay time, CLKOUT2 low to INUMx valid	0	10	00	10	ns
7	td(CKO2L-INUMIV)	Delay time, CLKOUT2 low to INUMx invalid	0	10	<b>Q</b> 0	10	ns

<sup>‡</sup>Add two CLKOUT1 cycles to this parameter if the interrupt is recognized during the high half of CLKOUT2




Figure 27. Interrupt Timing

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### HOST-PORT INTERFACE TIMING

# timing requirements for host-port interface cycles<sup>†</sup> (see Figure 28, Figure 29, Figure 30, and Figure 31)

NO.			'C6201-167 'C6201-200		L'C6201B-200		UNIT
			MIN	MAX	MIN	MAX	
1	tsu(SEL-HSTBL)	Setup time, select signals <sup>‡</sup> valid before HSTROBE low	1		1		ns
2	<sup>t</sup> h(HSTBL-SEL)	Hold time, select signals <sup>‡</sup> valid after HSTROBE low	2		2		ns
3	<sup>t</sup> w(HSTBL)	Pulse duration, HSTROBE low	2		2	EW	CLKOUT1 cycles
4	<sup>t</sup> w(HSTBH)	Pulse duration, HSTROBE high between consecutive accesses	2		2	PREV	CLKOUT1 cycles
10	tsu(SEL-HASL)	Setup time, select signals <sup>‡</sup> valid before HAS low	1		1 ć		ns
11	<sup>t</sup> h(HASL-SEL)	Hold time, select signals <sup>‡</sup> valid after HAS low	2		2		ns
12	t <sub>su</sub> (HDV-HSTBH)	Setup time, host data valid before HSTROBE high	1		ম্ব		ns
13	<sup>t</sup> h(HSTBH-HDV)	Hold time, host data valid after HSTROBE high	1		1		ns
14	<sup>t</sup> h(HRDYL-HSTBL)	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	1		1		ns

<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

<sup>‡</sup> Select signals include: HCNTRL[1:0], HR/ $\overline{W}$ , and HHWIL.

# switching characteristics during host-port interface cycles<sup>†§</sup> (see Figure 28, Figure 29, Figure 30, and Figure 31)

NO.	PARAMETER			1-167 1-200	<sup>'</sup> C6201 <sup>'</sup> C6201 <sup>'</sup> C6201	UNIT	
			MIN	MAX	MIN	MAX	
5	<sup>t</sup> d(HCS-HRDY)	Delay time, HCS to HRDY	1	7	1	7	ns
6	<sup>t</sup> d(HSTBL-HRDYH)	Delay time, HSTROBE low to HRDY high#	3	12	3	12	ns
7	<sup>t</sup> oh(HSTBL-HDLZ)	Output hold time, HD low impedance after HSTROBE low for an HPI read	4		4	PEVIE	ns
8	<sup>t</sup> d(HDV-HRDYL)	Delay time, HD valid to HRDY low	P – 2	Р	P – 2	Р	ns
9	<sup>t</sup> oh(HSTBH-HDV)	Output hold time, HD valid after HSTROBE high	3	12	3	12	ns
15	<sup>t</sup> d(HSTBH-HDHZ)	Delay time, HSTROBE high to HD high impedance	3	12	3	12	ns
16	<sup>t</sup> d(HSTBL-HDV)	Delay time, HSTROBE low to HD valid	3	12	<b>Q</b> 3	12	ns
17	<sup>t</sup> d(HSTBH-HRDYH)	Delay time, HSTROBE high to HRDY high	3	12	3	12	ns

<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

§ The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

THCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.


<sup>#</sup> This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the DMA auxiliary channel, and HRDY remains high until the DMA auxiliary channel loads the requested data into HPID.

This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



#### **HOST-PORT INTERFACE TIMING (CONTINUED)**


<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.









SPRS051D - JANUARY 1997 - REVISED AUGUST 1998



#### **HOST-PORT INTERFACE TIMING (CONTINUED)**

<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.





<sup>†</sup>HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 31. HPI Write Timing (HAS Used)



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING

#### timing requirements for McBSP<sup>†‡</sup>(see Figure 32)

NO.					'C6201-167 'C6201-200		B-167 B-200 B-233	UNIT	
				MIN	MAX	MIN	MAX		
2	<sup>t</sup> c(CKRX)	Cycle time, CLKR/X	CLKR/X ext	2		2		CLKOUT1 cycles	
3	<sup>t</sup> w(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P – 1		P – 1		ns	
5		Setup time, external FSR high before	CLKR int	13		9		ns	
5	<sup>t</sup> su(FRH-CKRL)	CLKR low	CLKR ext	4		1	EN		
6		Hold time, external FSR high after CLKR	CLKR int	7		6	5V		
0	<sup>t</sup> h(CKRL-FRH)	low	CLKR ext	3		3		ns	
7		Setup time, DR valid before CLKR low	CLKR int	10		8	2	ns	
1	<sup>t</sup> su(DRV-CKRL)	Setup time, DK valid before CEKK low	CLKR ext	1		0		115	
8		Hold time, DR valid after CLKR low	CLKR int	4		x 3		20	
0	<sup>t</sup> h(CKRL-DRV)	Hold liftle, DR valid alter CERR low	CLKR ext	4		3		ns	
10		Setup time, external FSX high before	CLKX int	13		9			
10	<sup>t</sup> su(FXH-CKXL)	XL) CLKX low	CLKX ext	4		1		ns	
11		Hold time, external FSX high after CLKX	CLKX int	7		6		20	
<sup>11</sup> <sup>t</sup> h(CKXL-FXH)		low	CLKX ext	3		3		ns	

<sup>†</sup> CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. <sup>‡</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter or SSCLK duty cycle. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

### switching characteristics for McBSP<sup>†‡</sup> (see Figure 32)

NO.		PARAMETER		'C6201 'C6201		<sup>°</sup> C6201 <sup>°</sup> C6201 <sup>°</sup> C6201	B-200	UNIT	
				MIN	MAX	MIN	MAX		
1	<sup>t</sup> d(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		4	15	4	10	ns	
2	<sup>t</sup> c(CKRX)	Cycle time, CLKR/X	CLKR/X int	2		2		CLKOUT1 cycles	
3	<sup>t</sup> w(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1¶	C + 1¶	C – 1¶	C + 1¶	ns	
4	<sup>t</sup> d(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-2	4	-2	3	ns	
		Delay time, CLKX high to internal	CLKX int	0	4	-2	\$3	ns	
9	<sup>t</sup> d(CKXH-FXV)	FSX valid	CLKX ext	3	16	3	\$ 9		
12		Disable time, DX high impedance following last data bit from CLKX	CLKX int	0	4	-1	4	ns	
12	<sup>t</sup> dis(CKXH-DXHZ)	high	CLKX ext	3	16	3	9	110	
		Delay time, CLKX high to DX valid This is also specified by design but	CLKX int	0	4	00-1 4	4		
13	<sup>t</sup> d(CKXH-DXV)	not tested to be the delay time for data to be low impedance on the first data bit.	CLKX ext	3	16	3	9	ns	
		Delay time, FSX high to DX valid							
14	td(FXH-DXV) not tested to b td(FXH-DXV) data to be low first data bit. ONLY applies	This is also specified by design but not tested to be the delay time for	FSX int	-2	4	-1	3	ns	
14		data to be low impedance on the first data bit. ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	3	16	3	9	115	

<sup>†</sup> CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. <sup>‡</sup> Minimum delay times also represent minimum output hold times.


 $\P C = H \text{ or } L$ 

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998



### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)






SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

#### timing requirements for FSR when GSYNC = 1 (see Figure 33)

NO.			1-167 1-200	'C6201B-167 'C6201B-200 'C6201B-233	UNIT
		MIN	MAX	MIN MAX	
1	tsu(FRH-CKSH) Setup time, FSR high before CLKS high	4		4	ns
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		4	ns







SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

## timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, $CLKXP = 0^{\ddagger}$ (see Figure 34) ('C6201)

NO.			'C620 'C620			UNIT
			MASTER		SLAVE	
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0<sup>†‡</sup> (see Figure 34) ('C6201)

NO.	PARAMETER			ſER§	SLA	UNIT	
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T – 2	T + 3			ns
2	<sup>t</sup> d(FXL-CKXH)	Delay time, FSX low to CLKX high <sup>#</sup>	L-2	L+3			ns
3	<sup>t</sup> d(CKXH-DXV)	Delay time, CLKX high to DX valid This is also specified by design but not tested to be the delay time for data to be low impedance on the first data bit.	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L – 2	L+3			ns
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 4	3P + 17	ns
8	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid			2P + 4	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency

= CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

## timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\ddagger}$ (see Figure 34) ('C6201B)

NO.		<sup>°</sup> C6201B-167 <sup>°</sup> C6201B-200 <sup>°</sup> C6201B-233		UNIT
		MASTER S	SLAVE	
		MIN MAX MI	N MAX	
4	t <sub>su(DRV-CKXL)</sub> Setup time, DR valid before CLKX low	12 2-3	Р	ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4 5+6	Р	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\ddagger}$ (see Figure 34) ('C6201B)

NO.	PARAMETER			UNIT			
		MAS	ſER§	SL/	AVE .		
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T – 2	T + 3			ns
2	<sup>t</sup> d(FXL-CKXH)	Delay time, FSX low to CLKX high <sup>#</sup>	L – 2	L+3			ns
3	<sup>t</sup> d(CKXH-DXV)	Delay time, CLKX high to DX valid This is also specified by design but not tested to be the delay time for data to be low impedance on the first data bit.	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L – 2	L+3			ns
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 3	3P + 17	ns
8	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

\$T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency

= CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

IFSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP


CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998









SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

#### timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 35) ('C6201)

			'C620 'C620			
NO.		MASTER		SLAVE		UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{+1}$ (see Figure 35) ('C6201)

	PARAMETER						
NO.			MAS	TER§	SL/	UNIT	
				MAX	MIN	MAX	
1	<sup>t</sup> h(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L – 2	L+3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high <sup>#</sup>	T – 2	T + 3			ns
3	<sup>t</sup> d(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 4	5P + 17	ns
7	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 4	2P + 4	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

\$T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency = CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

¶ FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

## timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 35) ('C6201B)

NO.			'C6201 'C6201 'C6201	B-200		UNIT
_		MAST	ER	SLA\	/E	
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\ddagger}$ (see Figure 35) ('C6201B)

NO.		PARAMETER	'C6201B-167 'C6201B-200 'C6201B-233		UNIT		
			MAS	TER§	SLA	VE	
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXL-FXL)	Hold time, FSX low after CLKX low $\P$	L – 2	L+3			ns
2	<sup>t</sup> d(FXL-CKXH)	Delay time, FSX low to CLKX high#	T – 2	T + 3			ns
3	<sup>t</sup> d(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 3	5P + 17	ns
7	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 4	2P + 2	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency

= CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP


CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998









SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

## timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1<sup>†‡</sup> (see Figure 36) ('C6201)

		'C6201-167 'C6201-200				
NO.		MAST	ER	SLAV	/E	UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1<sup>†</sup> (see Figure 36) ('C6201)

	D. PARAMETER						
NO.		PARAMETER	MAS	ſER§	SLA	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXH-FXL)	Hold time, FSX low after CLKX high $\P$	T – 2	T + 3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low <sup>#</sup>	H – 2	H + 3			ns
3	<sup>t</sup> d(CKXL-DXV)	Delay time, CLKX low to DX valid This is also specified by design but not tested to be the delay time for data to be low impedance on the first data bit.	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 4	3P + 17	ns
8	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid			2P + 4	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§T = CLKX period = (1 + CLKGDV) \* P ; if CLKSM = 1, then P = 1/CPU clock frequency

= CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

# FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

# timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1^{\ddagger}$ (see Figure 36) ('C6201B)

NO.			'C6201 'C6201 'C6201	B-200		UNIT
		MAST	ER	SLA	٧E	
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1<sup>†‡</sup> (see Figure 36) ('C6201B)

NO.		PARAMETER		UNIT			
			MAS	ſER§	SLA	AVE .	
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXH-FXL)	Hold time, FSX low after CLKX high	T – 2	T + 3			ns
2	<sup>t</sup> d(FXL-CKXL)	Delay time, FSX low to CLKX low#	H – 2	H + 3			ns
3	<sup>t</sup> d(CKXL-DXV)	Delay time, CLKX low to DX valid This is also specified by design but not tested to be the delay time for data to be low impedance on the first data bit.	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 3	3P + 17	ns
8	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency

= CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

IFSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP


CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D – JANUARY 1997 – REVISED AUGUST 1998









SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

#### timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1<sup>†‡</sup> (see Figure 37) ('C6201)

		°C6201-167 °C6201-200				
NO.		MAST	ER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

#### switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{+1}$ (see Figure 37) ('C6201)

					201-167 201-200		
NO.		PARAMETER	MAS	ſER§	SL/	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXH-FXL)	Hold time, FSX low after CLKX high $\P$	H – 2	H + 3			ns
2	<sup>t</sup> d(FXL-CKXL)	Delay time, FSX low to CLKX low <sup>#</sup>	T – 2	T + 1			ns
3	<sup>t</sup> d(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 4	5P + 17	ns
7	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid	L-2	L+4	2P + 4	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup>For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

\$T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency = CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

I FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup> FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### **MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)**

## timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1<sup>†‡</sup> (see Figure 37) ('C6201B)

NO.				'C6201 'C6201 'C6201	B-200		UNIT
			MAST	ER	SLA\	/E	
			MIN	MAX	MIN	MAX	
4	t <sub>su</sub> (DRV-CKXL)	Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	<sup>t</sup> h(CKXL-DRV)	Hold time, DR valid after CLKX low	4		5 + 6P		ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\ddagger}$ (see Figure 37) ('C6201B)

NO.		PARAMETER	'C6201B-167 'C6201B-200 'C6201B-233		UNIT		
			MAS	TER§	SLA	VE	
			MIN	MAX	MIN	MAX	
1	<sup>t</sup> h(CKXH-FXL)	Hold time, FSX low after CLKX high $\P$	H – 2	H + 3			ns
2	<sup>t</sup> d(FXL-CKXL)	Delay time, FSX low to CLKX low <sup>#</sup>	T – 2	T + 1			ns
3	<sup>t</sup> d(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	3P + 4	5P + 17	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 3	5P + 17	ns
7	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid	L-2	L+4	2P + 2	4P + 17	ns

<sup>†</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§T = CLKX period = (1 + CLKGDV) \* P; if CLKSM = 1, then P = 1/CPU clock frequency

= CLKX period = (1 + CLKGDV) \* P\_clks; if CLKSM = 0, then P\_clks = CLKS period.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* T

L = CLKX low pulse width = (CLKGDV/2) \* T

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP


CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998









SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### DMAC, TIMER, POWER-DOWN TIMING

#### switching characteristics for DMAC outputs (see Figure 38)




Figure 38. DMAC Timing

#### timing requirements for timer inputs (see Figure 39)

NO.		'C6201 'C6201		'C6201B-167 'C6201B-200 'C6201B-233	UNIT
		MIN	MAX	MIN MAX	
1	tw(TINP) Pulse duration, TINP high or low	2		2	CLKOUT1 cycles

#### switching characteristics for timer outputs (see Figure 39)

PARAMETER		'C6201-167 'C6201-200		3-200 3-233	UNIT
	MIN	MAX	MIN	MAX	
O1H-TOUTV) Delay time, CLKOUT1 high to TOUT valid	3	9	3	9	ns
		MIN	MIN MAX	MIN MAX MIN	MIN MAX MIN MAX




Figure 39. Timer Timing



SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### DMAC, TIMER, POWER-DOWN TIMING (CONTINUED)

#### switching characteristics for power-down outputs (see Figure 40)




Figure 40. Power-Down Timing




SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

#### **MECHANICAL DATA**

#### GGP (S-PBGA-N352)

#### PLASTIC BALL GRID ARRAY (CAVITY DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Thermally enhanced plastic package with metal heat slug (HSL).

#### thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow LFPM <sup>†</sup>
1	RO <sub>JC</sub> Junction-to-case	0.94	N/A
2	ROJA Junction-to-free air	11.11	0
3	ROJA Junction-to-free air	9.61	100
4	ROJA Junction-to-free air	8.24	250
5	RO <sub>JA</sub> Junction-to-free air	7.10	500

<sup>†</sup>LFPM = Linear Feet Per Minute




¥

SPRS051D - JANUARY 1997 - REVISED AUGUST 1998

GJC (S-PBGA-N352)

**MECHANICAL DATA** 

#### PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced plastic package with heat slug (HSL).
- D. Falls within JEDEC MO-151/BAR-2
- E. Flip chip application only.

#### thermal resistance characteristics (S-PBGA package)

	°C/W	Air Flow LFPM <sup>†</sup>
ROJC Junction-to-case	0.74	N/A
ROJA Junction-to-free air	11.31	0
ROJA Junction-to-free air	9.60	100
ROJA Junction-to-free air	8.34	250
ROJA Junction-to-free air	7.30	500
	RΘ <sub>JA</sub> Junction-to-free air         RΘ <sub>JA</sub> Junction-to-free air         RΘ <sub>JA</sub> Junction-to-free air	RØJCJunction-to-case0.74RØJAJunction-to-free air11.31RØJAJunction-to-free air9.60RØJAJunction-to-free air8.34

<sup>†</sup>LFPM = Linear Feet Per Minute




SPRS051D – JANUARY 1997 – REVISED AUGUST 1998

#### MECHANICAL DATA

#### GJL (S-PBGA-N352)

#### PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced plastic package with heat slug (HSL).
- D. Falls within JEDEC MO-151/AAL-1
- E. Flip chip application only.

#### thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow LFPM <sup>†</sup>
1	RO <sub>JC</sub> Junction-to-case	1.0	N/A
2	ROJA Junction-to-free air	16.0	0
3	ROJA Junction-to-free air	13.6	100
4	ROJA Junction-to-free air	11.8	250
5	ROJA Junction-to-free air	10.3	500

<sup>†</sup>LFPM = Linear Feet Per Minute

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated